component
TPS40200DR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS40200DR
Texas Instruments · DC-DC Converters · SOIC-8
TPS40200DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RC | input | Switching frequency setting input via external RC network for operation between 35 kHz and 500 kHz, or external clock synchronization input with pulse amplitude greater than VIN/10 and minimum 150 mV trigger threshold. |
| 2 | SS | input | Soft-start programming input; external capacitor to GND determines soft-start interval; voltage pulled below 150 mV disables switching and places device in shutdown state. |
| 3 | COMP | output | Error amplifier output for control loop compensation network connection to FB pin. |
| 4 | FB | input | Error amplifier inverting input; connect feedback resistor network center tap to establish regulated output voltage. |
| 5 | GND | power_in | Device ground reference. |
| 6 | GDRV | output | Gate driver output for external P-channel MOSFET; output voltage 6 V to 10 V with pull-up current 125-300 mA and pull-down current 200-300 mA. |
| 7 | ISNS | input | Current-sense comparator input with 100 mV nominal threshold; connect current sense resistor between ISNS and VDD to set overcurrent protection level. |
| 8 | VDD | power_in | System power supply input operating range 4.5 V to 52 V; local bypass capacitor to GND required for proper operation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS40200DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tps40200dr-etched.step/tps40200dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps40200dr.step/tps40200dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (52 pp, sha256
a3e23ec7367038ec, retrieved 2026-09-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).