component
TPS40170QRGYRQ1
Public Made by Adomby adom
Texas Instruments AC-DC Controllers & Regulators, VQFN-20-EP(3.7x4.7). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS40170QRGYRQ1
Texas Instruments · AC-DC Controllers & Regulators · VQFN-20-EP(3.7x4.7)
TPS40170QRGYRQ1 from Texas Instruments, in a VQFN-20-EP(3.7x4.7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ENABLE | input | Enable pin that must be high to enable the device; pull below VDIS (100 mV) to disable. |
| 2 | SYNC | bidirectional | Synchronization pin used for frequency synchronization; output in primary mode, input in secondary 0° or 180° mode. |
| 3 | M/S | input | Primary/secondary mode selector pin; tie to VIN for primary mode, tie to AGND or leave floating for secondary mode. |
| 4 | RT | input | Resistor from this pin to AGND sets the oscillator frequency from 100 kHz to 600 kHz; required in all modes. |
| 5 | SS | input | Soft-start pin; capacitor from this pin to AGND sets the soft-start time and is used for fault timing. |
| 6 | TRK | input | Tracking input for output voltage tracking; the lesser of VTRK and the internal 600 mV reference sets the output voltage. |
| 7 | FB | input | Feedback input to the error amplifier; output voltage is fed back through a resistor divider network. |
| 8 | COMP | output | Output of the internal error amplifier; compensation network is connected from this pin to the FB pin. |
| 9 | AGND | power_in | Analog signal ground; must be electrically connected to PGND externally at a single point. |
| 10 | VDD | power_out | 3.3 V regulated output; 0.1 µF to 1 µF ceramic bypass capacitor must be connected to AGND close to this pin. |
| 11 | PGOOD | output | Open-drain power-good indicator output; 10 kΩ pullup resistor to VDD recommended; pulls low when out of regulation or faults detected. |
| 12 | ILIM | input | Overcurrent limit pin; resistor from this pin to PGND sets the overcurrent protection threshold based on low-side FET sensing. |
| 13 | PGND | power_in | Power ground for gate driver return path; must externally connect to AGND at a single point. |
| 14 | LDRV | output | Gate driver output for low-side FET; resistor from this pin to PGND also sets the multiplier (3, 7, or 15) for short-circuit protection. |
| 15 | VBP | power_out | 8 V regulated output for gate driver; 1 µF to 10 µF ceramic bypass capacitor must be connected from this pin to PGND. |
| 16 | SW | input | Switching node connection point for the synchronous buck converter; used for high-side and low-side FET current sensing for overcurrent and short-circuit protection. |
| 17 | HDRV | output | Gate driver output for the high-side FET; referenced to SW and switches between BOOT and SW. |
| 18 | BOOT | output | Boot-capacitor node for high-side FET gate driver; bootstrap capacitor (0.1 µF to 0.22 µF) connected from this pin to SW. |
| 19 | VIN | power_in | Input voltage for the controller and DC-DC converter (4.5 V to 60 V); 1 µF bypass capacitor from this pin to AGND required and placed close to pin. |
| 20 | UVLO | input | Undervoltage lockout pin; resistor divider from VIN to AGND sets the UVLO threshold; 1 nF bypass capacitor to AGND required. |
| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-20-EP(3.7x4.7) |
| Category | Power Supply Chip |
| Pins | 21 |
CAD (KiCad official)
- Symbol:
TPS40170QRGYRQ1 - Footprint:
Package_DFN_QFN:QFN-20-1EP_4x5mm_P0.5mm_EP2.65x3.65mm - 3D model: VQFN-20-EP(3.7x4.7) (KiCad packages3D, STEP)
- 3D model files:
tps40170qrgyrq1-etched.step/tps40170qrgyrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps40170qrgyrq1.step/tps40170qrgyrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (53 pp, sha256
0fe03952f1a1b899, retrieved 2026-09-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).