main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21h ago
viewers tps40071pwp: viewers · Ray 21h ago
package.json tps40071pwp: LCSC part number C3191036 (was published as the bare integer) · Ray 5h ago
page.json tps40071pwp: LCSC part number C3191036 (was published as the bare integer) · Ray 5h ago
README.md Initial commit: component/tps40071pwp · Ray 21h ago
tps40071pwp-etched.glb tps40071pwp: factory component page (tier=lcsc) · Ray 21h ago
tps40071pwp-etched.step tps40071pwp: factory component page (tier=lcsc) · Ray 21h ago
tps40071pwp-hero.glb Publish 0.1.0 · Ray 21h ago
tps40071pwp-hero.overlay.json Publish 0.1.0 · Ray 21h ago
tps40071pwp.glb Publish 0.1.0 · Ray 21h ago
tps40071pwp.kicad_mod Publish 0.1.0 · Ray 21h ago
tps40071pwp.kicad_sym Publish 0.1.0 · Ray 21h ago
tps40071pwp.lbr Publish 0.1.0 · Ray 21h ago
tps40071pwp.step Publish 0.1.0 · Ray 21h ago

TPS40071PWP

Texas Instruments · DC-DC Converters · HTSSOP-16

TPS40071PWP from Texas Instruments, in a HTSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 KFF input Resistor connected from this pin to VIN programs feed-forward voltage; internally divided by 25 to control PWM ramp slope and program undervoltage lockout; nominal voltage 400 mV.
2 RT input Resistor connected from this pin to ground sets internal oscillator and switching frequency.
3 LVBP output 4.2-V reference for internal device logic; should be bypassed with 0.1-µF ceramic capacitor; external loads less than 1 mA.
4 PGD tri_state Open-drain output that pulls to ground when soft start is active or when FB pin is outside 10% band around VREF.
5 SGND power_in Signal ground reference for the device.
6 SS input Soft-start programming pin; capacitor connected from this pin to ground programs soft-start time via 10-µA internal current source; voltage ramp used as second non-inverting input to error amplifier.
7 FB input Inverting input to error amplifier; in normal operation voltage on this pin equals internal reference voltage of 0.7 V.
8 COMP output Output of error amplifier and input to PWM comparator; feedback network connected from this pin to FB pin to compensate overall loop; internally clamped to 3.4 V.
9 PGND power_in Power ground reference for device; low-impedance path from this pin to source of lower MOSFET(s).
10 LDRV output Gate drive for N-channel synchronous rectifier MOSFET; switches from DBP (MOSFET on) to ground (MOSFET off); total gate charge less than 50nC recommended.
11 DBP output 8-V reference for gate drive of N-channel synchronous rectifier; should be bypassed to ground with 1.0-µF ceramic capacitor.
12 SW bidirectional Connected to switched node of converter; used for short circuit sensing, gate drive timing information, and return for high-side driver; 1.5-Ω series resistor required for protection against substrate current issues.
13 HDRV output Floating gate drive for high-side N-channel MOSFET; switches from BOOST (MOSFET on) to SW (MOSFET off).
14 BOOST output Gate drive voltage for high-side N-channel MOSFET; voltage is 8 V greater than input voltage; capacitor should be connected from this pin to SW pin.
15 VDD power_in Supply voltage for the device.
16 ILIM input Short circuit protection programming pin; sets overcurrent threshold; internal current sink sets voltage drop across external resistor connected from this pin to VDD.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS40071PWP
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: tps40071pwp-etched.step / tps40071pwp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps40071pwp.step / tps40071pwp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 1aa1fb4f229414d1, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF