Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS40061PWPR

Texas Instruments · DC-DC Converters · HTSSOP-16-EP

TPS40061PWPR from Texas Instruments, in a HTSSOP-16-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 KFF input Voltage feed-forward programming pin with resistor to VIN controlling PWM ramp slope via internally divided current.
2 RT input Oscillator frequency programming pin with resistor to ground setting switching frequency and ramp charging current.
3 BP5 power_out 5-V internal reference output bypassed with 0.1-µF capacitor to ground, can supply up to 1 mA external load.
4 SYNC input External synchronization input (VIH = 2 V, VIL = 0.8 V) for oscillator frequency synchronization to external master clock.
5 SGND power_in Signal ground reference for the device.
6 SS/SD input Soft-start and shutdown programming pin with capacitor to ground charged by 2.3 µA current source, disabled at VSS/SD < 125 mV, enabled at VSS/SD > 210 mV, output ramp at 0.85-1.55 V.
7 VFB input Inverting input to error amplifier regulated to 0.700 V internal reference with tolerance of ±0.015 V over temperature.
8 COMP output Output of error amplifier serving as input to PWM comparator, internally clamped above ramp peak for improved large-signal transient response.
9 PGND power_in Power ground reference for the device with low-impedance connection to source of external power MOSFET.
10 LDRV output N-channel synchronous rectifier gate drive output that switches from BP10 voltage when MOSFET on to ground when MOSFET off.
11 BP10 power_out 10-V internal reference output for N-channel gate drive, bypassed with 1-µF ceramic capacitor to ground, can supply up to 1 mA external load.
12 SW input Switched-node connection used for overcurrent sensing in TPS40061 and zero-current sensing in TPS40060.
13 BPN10 power_out Negative 8-V reference output relative to VIN for high-side P-channel MOSFET gate drive, bypassed to VIN with 0.1-µF capacitor.
14 HDRV output Floating high-side P-channel MOSFET gate drive output that switches from VIN when MOSFET off to BPN10 when MOSFET on.
15 VIN power_in Main supply voltage input with operating range of 10 V to 55 V.
16 ILIM input Current limit programming pin with internal current sink setting voltage drop across external resistor to VIN, compared against high-side MOSFET voltage drop for overcurrent detection.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HTSSOP-16-EP
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: TPS40061PWPR
  • Footprint: Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm
  • 3D model: HTSSOP-16-EP (KiCad packages3D, STEP)
  • 3D model files: tps40061pwpr-etched.step / tps40061pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps40061pwpr.step / tps40061pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 321fdc6759613e40, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF