main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19h ago
viewers tps3899pl42dser: viewers · Ray 19h ago
package.json Publish 0.1.0 · Ray 19h ago
page.json Set visibility: public · Ray 19h ago
README.md Initial commit: component/tps3899pl42dser · Ray 19h ago
tps3899pl42dser-etched.glb tps3899pl42dser: factory component page (tier=lcsc) · Ray 19h ago
tps3899pl42dser-etched.step tps3899pl42dser: factory component page (tier=lcsc) · Ray 19h ago
tps3899pl42dser-hero.glb Publish 0.1.0 · Ray 19h ago
tps3899pl42dser-hero.overlay.json Publish 0.1.0 · Ray 19h ago
tps3899pl42dser.glb Publish 0.1.0 · Ray 19h ago
tps3899pl42dser.kicad_mod Publish 0.1.0 · Ray 19h ago
tps3899pl42dser.kicad_sym Publish 0.1.0 · Ray 19h ago
tps3899pl42dser.lbr Publish 0.1.0 · Ray 19h ago
tps3899pl42dser.step Publish 0.1.0 · Ray 19h ago

TPS3899PL42DSER

Texas Instruments · Supervisor And Reset ICs · WSON-6(1.5x1.5)

TPS3899PL42DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CTR passive Capacitor programmable reset delay pin; connect to ground-referenced capacitor to set RESET output delay time when deasserting.
2 CTS passive Capacitor programmable sense delay pin; connect to ground-referenced capacitor to set RESET output delay time when asserting.
3 GND power_in Ground connection.
4 VDD power_in Supply voltage pin (0.85V to 6V for PL variants); place 0.1µF ceramic capacitor close to this pin.
5 SENSE input Monitored voltage input; asserts RESET after sense delay set by CTS when below negative threshold VIT-, deasserts after reset delay set by CTR when above VIT- + VHYS; place 10nF to 100nF ceramic capacitor for noisy applications.
6 RESET output Active-low push-pull output; asserts to logic low after CTS delay when SENSE is below negative threshold VIT-, remains low until SENSE rises above VIT- + VHYS and CTR delay expires.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6(1.5x1.5)
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS3899PL42DSER
  • Footprint: Package_SON:WSON-6_1.5x1.5mm_P0.5mm
  • 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
  • 3D model files: tps3899pl42dser-etched.step / tps3899pl42dser-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3899pl42dser.step / tps3899pl42dser.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 d206381355830c12, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF