component
TPS3899DL26DSER
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, WSON-6(1.5x1.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 20h ago |
| viewers | 20h ago |
| package.json | 20h ago |
| page.json | 20h ago |
| README.md | 20h ago |
| tps3899dl26dser-etched.glb | 20h ago |
| tps3899dl26dser-etched.step | 20h ago |
| tps3899dl26dser-hero.glb | 20h ago |
| tps3899dl26dser-hero.overlay.json | 20h ago |
| tps3899dl26dser.glb | 20h ago |
| tps3899dl26dser.kicad_mod | 20h ago |
| tps3899dl26dser.kicad_sym | 20h ago |
| tps3899dl26dser.lbr | 20h ago |
| tps3899dl26dser.step | 20h ago |
TPS3899DL26DSER
Texas Instruments · Supervisor And Reset ICs · WSON-6(1.5x1.5)
TPS3899DL26DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CTR | passive | Capacitor-programmable reset delay: a ground-referenced capacitor on this pin sets the RESET/RESET delay before deassertion, with CCTR specified from 0 to 10 µF. |
| 2 | CTS | passive | Capacitor-programmable sense delay: a ground-referenced capacitor on this pin sets the RESET/RESET delay before assertion, with CCTS specified from 0 to 10 µF. |
| 3 | GND | power_in | Ground reference for the device. |
| 4 | VDD | power_in | Supply voltage pin rated 0.85 V to 6 V for DL and PL outputs (absolute maximum VDD + 0.3 V or 6.5 V, whichever is smaller), with a 0.1 µF ceramic capacitor placed close to the pin recommended. |
| 5 | SENSE | input | Monitored voltage input (direct for fixed variants, resistor-divider node for the adjustable variant) rated 0 to 6 V, where RESET asserts below VIT- after the CTS delay and releases above VIT- + VHYS after the CTR delay. |
| 6 | RESET | output | Active-low RESET output for the DL variant (open-drain) that asserts to logic low after the CTS delay when SENSE falls below VIT-, rated 0 to 6 V with output current up to ±5 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6(1.5x1.5) |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPS3899DL26DSER - Footprint:
Package_SON:WSON-6_1.5x1.5mm_P0.5mm - 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
- 3D model files:
tps3899dl26dser-etched.step/tps3899dl26dser-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3899dl26dser.step/tps3899dl26dser.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
d206381355830c12, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).