component
TPS3899DL01DSER
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, WSON-6(1.5x1.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS3899DL01DSER
Texas Instruments · Supervisor And Reset ICs · WSON-6(1.5x1.5)
TPS3899DL01DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CTR | passive | Capacitor-programmable reset delay: a ground-referenced capacitor on this pin sets the RESET/RESET delay before deassertion, with a CTR capacitor range of 0 to 10 µF. |
| 2 | CTS | passive | Capacitor-programmable sense delay: a ground-referenced capacitor on this pin sets the RESET/RESET delay before assertion, with a CTS capacitor range of 0 to 10 µF; it also acts as a debouncer and manual reset input. |
| 3 | GND | power_in | Ground reference pin. |
| 4 | VDD | power_in | Supply voltage pin for the DL output variant, rated 0.85 V to 6 V; a 0.1 µF ceramic capacitor close to the pin is recommended for good analog design practice. |
| 5 | SENSE | input | Monitored voltage input (direct for fixed variants, resistor-divider node for the adjustable 01 variant) with a recommended range of 0 to 6 V; RESET asserts after the CTS delay when SENSE falls below VIT-, and releases after the CTR delay once SENSE rises above VIT- + VHYS; a 10 nF to 100 nF ceramic capacitor close to the pin may be needed in noisy applications. |
| 6 | RESET | output | Open-drain active-low RESET output (DL variant) that asserts low after the CTS delay when SENSE is below VIT- and stays low until SENSE rises above VIT- + VHYS and the CTR delay expires; recommended RESET voltage is 0 to 6 V with current limited to ±5 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6(1.5x1.5) |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPS3899DL01DSER - Footprint:
Package_SON:WSON-6_1.5x1.5mm_P0.5mm - 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
- 3D model files:
tps3899dl01dser-etched.step/tps3899dl01dser-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3899dl01dser.step/tps3899dl01dser.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
d206381355830c12, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).