component

TPS38700C04NRGER

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, VQFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps38700c04nrgerfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers tps38700c04nrger: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
tps38700c04nrger-etched.glb tps38700c04nrger: factory component page (tier=lcsc) · Ray 19d ago
tps38700c04nrger-etched.step tps38700c04nrger: factory component page (tier=lcsc) · Ray 19d ago
tps38700c04nrger-hero.glb tps38700c04nrger: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
tps38700c04nrger-hero.overlay.json Publish 0.1.0 · Ray 19d ago
tps38700c04nrger.glb Publish 0.1.0 · Ray 19d ago
tps38700c04nrger.kicad_mod Publish 0.1.0 · Ray 19d ago
tps38700c04nrger.kicad_sym Publish 0.1.0 · Ray 19d ago
tps38700c04nrger.lbr Publish 0.1.0 · Ray 19d ago
tps38700c04nrger.step Publish 0.1.0 · Ray 19d ago

TPS38700C04NRGER

Texas Instruments · Supervisor And Reset ICs · VQFN-24(4x4)

TPS38700C04NRGER from Texas Instruments, in a VQFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NIRQ output Interrupt pin, open-drain and active-low.
2 NRST output Reset pin, open-drain and active-low; pin voltage is limited to 0 to 5.5 V.
3 SLEEP input Sleep pin: logic high exits Sleep and logic low enters Sleep; pin voltage is limited to 0 to 5.5 V.
4 ACT input ACT pin: logic high starts the power-up sequence and logic low starts the power-down sequence; pin voltage is limited to 0 to 5.5 V.
5 SCL input I2C clock pin; pin voltage is 0 to 5.5 V when OTP is 3.3 V or 5.0 V, and 0 to 2.0 V when OTP is 1.2 V or 1.8 V.
6 SDA bidirectional I2C data pin; pin voltage is 0 to 5.5 V when OTP is 3.3 V or 5.0 V, and 0 to 2.0 V when OTP is 1.2 V or 1.8 V.
7 EN7/GPO7 output Enable 7, configurable as open-drain or push-pull, also usable as GPO7; pin voltage is limited to 0 to 5.5 V.
8 EN8/GPO8 output Enable 8, configurable as open-drain or push-pull, also usable as GPO8; pin voltage is limited to 0 to 5.5 V.
9 EN9/GPO9 bidirectional Enable 9, configurable as open-drain or push-pull, also usable as GPO9; pin voltage is limited to 0 to 5.5 V.
10 EN10/NEM_PD/GPO10 bidirectional Enable 10, configurable as open-drain or push-pull, also serves as the open-drain Emergency Power Down (NEM_PD) input and as GPO10; pin voltage is limited to 0 to 5.5 V.
11 EN11/NRST_IN/GPO11 bidirectional Enable 11, configurable as open-drain or push-pull, also serves as the open-drain Reset In (NRST_IN) and as GPO11; pin voltage is limited to 0 to 5.5 V.
12 EN12/NPWR_BTN/GPO12 bidirectional Enable 12, configurable as open-drain or push-pull, also serves as the open-drain Power Button (NPWR_BTN) and as GPO12; pin voltage is limited to 0 to 5.5 V.
13 CLK32K output 32.768 kHz clock output; clock output voltage is limited to 0 to 2 V.
14 XOUT output Crystal oscillator output; crystal pin voltage is limited to 0 to 2 V.
15 XIN input Crystal oscillator input; crystal pin voltage is limited to 0 to 2 V.
16 GND power_in Ground.
17 VDD power_in Power supply; supply pin voltage is 2.2 V to 5.5 V.
18 VBBAT power_in Backup battery supply; battery back-up pin voltage is 1.8 V to 5.5 V.
19 EN1/GPO1 output Enable 1, configurable as open-drain or push-pull, also usable as GPO1; pin voltage is limited to 0 to 5.5 V.
20 EN2/GPO2 output Enable 2, configurable as open-drain or push-pull, also usable as GPO2; pin voltage is limited to 0 to 5.5 V.
21 EN3/GPO3 output Enable 3, configurable as open-drain or push-pull, also usable as GPO3; pin voltage is limited to 0 to 5.5 V.
22 EN4/GPO4 output Enable 4, configurable as open-drain or push-pull, also usable as GPO4; pin voltage is limited to 0 to 5.5 V.
23 EN5/GPO5 output Enable 5, configurable as open-drain or push-pull, also usable as GPO5; pin voltage is limited to 0 to 5.5 V.
24 EN6/GPO6 output Enable 6, configurable as open-drain or push-pull, also usable as GPO6; pin voltage is limited to 0 to 5.5 V.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: TPS38700C04NRGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24(4x4) (KiCad packages3D, STEP)
  • 3D model files: tps38700c04nrger-etched.step / tps38700c04nrger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps38700c04nrger.step / tps38700c04nrger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (75 pp, sha256 fac15955132fd480, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF