component

TPS386000RGPR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, QFN-20-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpower management (pmic)tps386000rgprfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS386000RGPR

Texas Instruments · Supervisor And Reset ICs · QFN-20-EP(4x4)

TPS386000RGPR from Texas Instruments, in a QFN-20-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Manual reset input for SVS-1; logic low asserts RESET1.
2 CT4 passive Reset delay programming pin for SVS-4; connect to VDD through 40kΩ-200kΩ resistor for fixed 300ms delay, leave open for 20ms delay, or connect capacitor >220pF to GND for programmable delay.
3 CT3 passive Reset delay programming pin for SVS-3; connect to VDD through 40kΩ-200kΩ resistor for fixed 300ms delay, leave open for 20ms delay, or connect capacitor >220pF to GND for programmable delay.
4 CT2 passive Reset delay programming pin for SVS-2; connect to VDD through 40kΩ-200kΩ resistor for fixed 300ms delay, leave open for 20ms delay, or connect capacitor >220pF to GND for programmable delay.
5 CT1 passive Reset delay programming pin for SVS-1; connect to VDD through 40kΩ-200kΩ resistor for fixed 300ms delay, leave open for 20ms delay, or connect capacitor >220pF to GND for programmable delay.
6 SENSE4H input Rising (overvoltage) monitor voltage input for SVS-4 window comparator; when voltage exceeds VITP (400mV typical), RESET4 asserts, can also monitor negative voltage rail in combination with VREF.
7 SENSE4L input Falling (undervoltage) monitor voltage input for SVS-4 window comparator; when voltage drops below VITN (400mV typical), RESET4 asserts.
8 SENSE3 input Monitor voltage input for SVS-3; when voltage drops below VITN (400mV typical), RESET3 asserts.
9 SENSE2 input Monitor voltage input for SVS-2; when voltage drops below VITN (400mV typical), RESET2 asserts.
10 SENSE1 input Monitor voltage input for SVS-1; when voltage drops below VITN (400mV typical), RESET1 asserts.
11 NC unconnected Not internally connected; TI recommends connecting this pin to GND (pin 12).
12 GND power_in Ground reference.
13 VREF power_in Reference voltage output, 1.18V to 1.22V nominal; sources current only into resistor networks for negative voltage monitoring via SENSE4H.
14 VDD power_in Supply voltage input, 1.8V to 6.5V operating range; place 0.1μF ceramic bypass capacitor close to this pin.
15 RESET1 tri_state Active-low reset output for SVS-1; open-drain output asserted when MR is low or SENSE1 drops below VITN, requires pullup resistor to valid logic voltage.
16 RESET2 tri_state Active-low reset output for SVS-2; open-drain output asserted when SENSE2 drops below VITN, requires pullup resistor to valid logic voltage.
17 RESET3 tri_state Active-low reset output for SVS-3; open-drain output asserted when SENSE3 drops below VITN, requires pullup resistor to valid logic voltage.
18 RESET4 tri_state Active-low reset output for SVS-4; open-drain output asserted when SVS-4 window comparator detects fault condition, requires pullup resistor to valid logic voltage.
19 WDO tri_state Watchdog timer open-drain output; asserts (goes low) when watchdog timer times out after 450-750ms without WDI transition, requires pullup resistor.
20 WDI input Watchdog timer trigger input; positive or negative logic level transition resets internal timer countdown, must occur within 610ms (typical) to prevent WDT timeout.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-20-EP(4x4)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS386000RGPR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: QFN-20-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: tps386000rgpr-etched.step / tps386000rgpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps386000rgpr.step / tps386000rgpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 5b9d2375847111b6, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF