component
TPS3851H30EQDRBRQ1
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS3851H30EQDRBRQ1
Texas Instruments · Supervisor And Reset ICs · SON-8-EP(3x3)
TPS3851H30EQDRBRQ1 from Texas Instruments, in a SON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Supply voltage pin with an operating range of 1.6 V to 6.5 V; a 0.1 µF bypass capacitor is recommended for noisy systems. |
| 2 | CWD | input | Programmable watchdog timeout input; a capacitor to GND sets the timeout, while a 10 kΩ pull-up to VDD or leaving it unconnected selects the factory-programmed timeout. |
| 3 | MR | input | Manual reset input; a logic low triggers RESET, the pin is internally pulled up, and it may be tied to VDD or left floating when not externally controlled. |
| 4 | GND | power_in | Ground pin; the thermal pad is internally connected to GND and should be tied to a large ground plane. |
| 5 | SET1 | input | Logic input; grounding SET1 disables the watchdog timer, and a logic high enables it, with VIL maximum 0.25 V and VIH minimum 0.8 V. |
| 6 | WDI | input | Watchdog input; a falling edge must occur before the tWD timeout expires, and WDI must be driven to VDD or GND when the watchdog is disabled. |
| 7 | WDO | output | Open-drain watchdog output that goes low on a watchdog timeout, requires a 1 kΩ to 100 kΩ pull-up to VPU, and is high impedance when RESET is asserted. |
| 8 | RESET | output | Open-drain reset output that goes low when VDD falls below VITN, requires a 1 kΩ to 100 kΩ pull-up to VPU, and is held low for tRST after VDD recovers. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SON-8-EP(3x3) |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS3851H30EQDRBRQ1 - Footprint:
Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm - 3D model: SON-8-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps3851h30eqdrbrq1-etched.step/tps3851h30eqdrbrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3851h30eqdrbrq1.step/tps3851h30eqdrbrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (39 pp, sha256
187a2d3c4a847f7d, retrieved 2026-11-06, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).