main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps3840pl48dbvr: viewers · Ray 1d ago
package.json tps3840pl48dbvr: LCSC part number C1852113 (was published as the bare integer) · Ray 8h ago
page.json tps3840pl48dbvr: LCSC part number C1852113 (was published as the bare integer) · Ray 8h ago
README.md Initial commit: component/tps3840pl48dbvr · Ray 1d ago
tps3840pl48dbvr-etched.glb tps3840pl48dbvr: factory component page (tier=lcsc) · Ray 1d ago
tps3840pl48dbvr-etched.step tps3840pl48dbvr: factory component page (tier=lcsc) · Ray 1d ago
tps3840pl48dbvr-hero.glb Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr.glb Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr.lbr Publish 0.1.0 · Ray 1d ago
tps3840pl48dbvr.step Publish 0.1.0 · Ray 1d ago

TPS3840PL48DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3840PL48DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Low level active output reset signal; asserted to logic low when VDD falls below threshold voltage (VIT-) or MR pin is pulled to logic low, released to logic high after reset delay time when VDD rises above VIT+ and MR returns to high or floating.
2 VDD power_in Input power supply voltage from 1.5V to 10V; monitored by internal comparator with fixed negative threshold (VIT-) of 4.8V and hysteresis (VHYS) of 200mV typical.
3 GND power_in Ground; negative power return and reference voltage for CT timing capacitor.
4 MR input Manual reset input; pull below 0.6V logic low (V_MR_L) to assert reset regardless of VDD, or leave floating or above 0.7×VDD logic high (V_MR_H) for normal voltage monitoring operation.
5 CT passive Capacitor delay time pin; connect external capacitor (up to 10µF) between this pin and ground to program reset delay time from 50µs to 6.2s using internal 500kΩ resistor, or leave floating for 50µs fixed minimum delay.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3840PL48DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3840pl48dbvr-etched.step / tps3840pl48dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3840pl48dbvr.step / tps3840pl48dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 f8bde0a1e19632a5, retrieved 2026-10-06, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF