component

TPS3840PL40DBVR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps3840pl40dbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps3840pl40dbvr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr-etched.glb tps3840pl40dbvr: factory component page (tier=lcsc) · Ray 1mo ago
tps3840pl40dbvr-etched.step tps3840pl40dbvr: factory component page (tier=lcsc) · Ray 1mo ago
tps3840pl40dbvr-hero.glb tps3840pl40dbvr: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps3840pl40dbvr-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr.glb Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr.lbr Publish 0.1.0 · Ray 1mo ago
tps3840pl40dbvr.step Publish 0.1.0 · Ray 1mo ago

TPS3840PL40DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3840PL40DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Active-low push-pull reset output (TPS3840PL) that is asserted low when MR is pulled low or VDD falls below VIT-, and stays asserted for the reset time delay tD after VDD rises above VIT+; recommended RESET current is ±5 mA and absolute maximum is ±70 mA.
2 VDD power_in Input supply voltage that the device monitors, with a recommended range of 1.5 V to 10 V and an absolute maximum of 12 V.
3 GND power_in Ground reference pin for the device.
4 MR / NC input Manual reset input: pulling it low asserts RESET, while floating or driving it to VMR_H releases the output after tD, and VMR must not be higher than VDD (MR can be left floating when not in use).
5 CT passive Capacitor time-delay pin that sets the reset delay tD when a capacitor is connected to ground, with the smallest fixed delay (50 µs) when left floating; absolute maximum voltage is -0.3 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3840PL40DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3840pl40dbvr-etched.step / tps3840pl40dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3840pl40dbvr.step / tps3840pl40dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 5413d0d5d09d8e1d, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF