Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS3840DL45DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3840DL45DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET tri_state Open-drain, low-active reset output; pulled low when VDD drops below VIT- (4.5V) or MR is driven below VMR_L (0.6V max), released to high-impedance when VDD rises above VIT+ and MR is floating or above VMR_H (0.7×VDD min) after reset delay time tD; external pull-up resistor required.
2 VDD power_in Input supply voltage monitored by internal comparator; operating range 1.5V to 10V with fixed negative threshold VIT- = 4.5V and hysteresis VHYS = 200mV for this variant.
3 GND power_in Ground reference and return path for supply current.
4 MR input Manual reset input; pulling to VMR_L (0.6V) asserts reset output, pulling above VMR_H (0.7×VDD) or leaving floating releases reset after programmable delay tD, with internal 100kΩ pull-up resistor.
5 CT passive Capacitor timing pin for user-programmable reset delay; connect external capacitor (≤10µF) to ground to adjust delay from 50µs (open) to maximum 6.2s (10µF), or leave floating for minimum 50µs fixed delay.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3840DL45DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3840dl45dbvr-etched.step / tps3840dl45dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3840dl45dbvr.step / tps3840dl45dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 f8bde0a1e19632a5, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF