component

TPS3840DL42DBVR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps3840dl42dbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers tps3840dl42dbvr: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr-etched.glb tps3840dl42dbvr: factory component page (tier=lcsc) · Ray 20d ago
tps3840dl42dbvr-etched.step tps3840dl42dbvr: factory component page (tier=lcsc) · Ray 20d ago
tps3840dl42dbvr-hero.glb tps3840dl42dbvr: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tps3840dl42dbvr-hero.overlay.json Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr.glb Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr.kicad_mod Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr.kicad_sym Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr.lbr Publish 0.1.0 · Ray 20d ago
tps3840dl42dbvr.step Publish 0.1.0 · Ray 20d ago

TPS3840DL42DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3840DL42DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Active-low open-drain reset output that is pulled low when VDD falls below VIT- or MR is pulled low, requires an external pull-up, and has a recommended voltage range of 0 V to 10 V with a current limit of ±5 mA.
2 VDD power_in Supply input and monitored voltage with a recommended range of 1.5 V to 10 V and an absolute maximum of 12 V.
3 GND power_in Ground reference pin.
4 MR/NC input Active-low manual reset input that asserts RESET when pulled below VMR_L (600 mV max) and must not exceed VDD; it has an internal 100 kΩ pull-up and can be left floating when unused.
5 CT passive Reset delay timing pin where a capacitor of up to 10 µF connected to GND sets tD, and leaving it floating gives the minimum fixed delay of 50 µs.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3840DL42DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3840dl42dbvr-etched.step / tps3840dl42dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3840dl42dbvr.step / tps3840dl42dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 f8bde0a1e19632a5, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF