component
TPS3840DL37DBVRQ1
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 21d ago |
| viewers | 21d ago |
| package.json | 21d ago |
| page.json | 21d ago |
| README.md | 21d ago |
| tps3840dl37dbvrq1-etched.glb | 21d ago |
| tps3840dl37dbvrq1-etched.step | 21d ago |
| tps3840dl37dbvrq1-hero.glb | 20d ago |
| tps3840dl37dbvrq1-hero.overlay.json | 21d ago |
| tps3840dl37dbvrq1.glb | 21d ago |
| tps3840dl37dbvrq1.kicad_mod | 21d ago |
| tps3840dl37dbvrq1.kicad_sym | 21d ago |
| tps3840dl37dbvrq1.lbr | 21d ago |
| tps3840dl37dbvrq1.step | 21d ago |
TPS3840DL37DBVRQ1
Texas Instruments · Supervisor And Reset ICs · SOT-23-5
TPS3840DL37DBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low open-drain reset output that is driven low when MR is pulled low or VDD falls below VIT-, and stays asserted for the delay time tD after MR is floating or above VMR_L and VDD rises above VIT+; absolute maximum voltage is 12 V and recommended RESET current is 0 to ±5 mA. |
| 2 | VDD | power_in | Input supply voltage that the device monitors, with a recommended range of 1.5 V to 10 V and an absolute maximum of 12 V. |
| 3 | GND | power_in | Ground reference pin for the device. |
| 4 | MR / NC | input | Manual reset input that asserts RESET when pulled to a logic low (VMR_L); it may be left floating when not in use, must not be driven above VDD, and has an absolute maximum of 12 V. |
| 5 | CT | passive | Capacitor time-delay pin where an external capacitor to GND sets the reset delay tD, left floating for the smallest fixed delay, with an absolute maximum of 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS3840DL37DBVRQ1 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps3840dl37dbvrq1-etched.step/tps3840dl37dbvrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3840dl37dbvrq1.step/tps3840dl37dbvrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (39 pp, sha256
d1c08cabc9934f88, retrieved 2026-10-07, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).