main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18d ago
viewers tps3838k33dbvt: viewers · Ray 18d ago
package.json tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
page.json tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
README.md Initial commit: component/tps3838k33dbvt · Ray 18d ago
tps3838k33dbvt-etched.glb tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
tps3838k33dbvt-etched.step tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
tps3838k33dbvt-hero.glb tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
tps3838k33dbvt-hero.overlay.json tps3838k33dbvt: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b… · Ray 2d ago
tps3838k33dbvt.glb Publish 0.1.0 · Ray 18d ago
tps3838k33dbvt.kicad_mod Publish 0.1.0 · Ray 18d ago
tps3838k33dbvt.kicad_sym Publish 0.1.0 · Ray 18d ago
tps3838k33dbvt.lbr Publish 0.1.0 · Ray 18d ago
tps3838k33dbvt.step Publish 0.1.0 · Ray 18d ago

TPS3838K33DBVT

Texas Instruments · Monitors & Reset Circuits · SOT-23-5

TPS3838K33DBVT from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CT passive Capacitor time delay pin: connect to GND to set the reset delay to 10 ms, or connect to VDD to set it to 200 ms.
2 GND power_in Ground reference; all voltage values in the datasheet are specified with respect to GND.
3 MR input Manual reset input: a logic-low drives RESET active, and it should be connected to VDD to minimize current consumption when unused.
4 RESET output Active-low open-drain reset output (TPS3838) that asserts low when VDD falls below VIT or MR is low and releases high after the reset delay tD once VDD exceeds VIT plus VHYS and MR is high; an external pullup is required.
5 VDD power_in Input supply voltage monitored by the device; recommended supply range is 1.6 V to 6 V with an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Supply Chip
Pins 5

CAD (KiCad official)

  • Symbol: TPS3838K33DBVT
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3838k33dbvt-etched.step / tps3838k33dbvt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3838k33dbvt.step / tps3838k33dbvt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (33 pp, sha256 6a2b25929a6d0dfb, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF