main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19h ago
viewers tps3836j25qdbvrq1: viewers · Ray 19h ago
package.json Publish 0.1.0 · Ray 19h ago
page.json Set visibility: public · Ray 19h ago
README.md Initial commit: component/tps3836j25qdbvrq1 · Ray 19h ago
tps3836j25qdbvrq1-etched.glb tps3836j25qdbvrq1: factory component page (tier=lcsc) · Ray 19h ago
tps3836j25qdbvrq1-etched.step tps3836j25qdbvrq1: factory component page (tier=lcsc) · Ray 19h ago
tps3836j25qdbvrq1-hero.glb tps3836j25qdbvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 19h ago
tps3836j25qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 19h ago
tps3836j25qdbvrq1.glb Publish 0.1.0 · Ray 19h ago
tps3836j25qdbvrq1.kicad_mod Publish 0.1.0 · Ray 19h ago
tps3836j25qdbvrq1.kicad_sym Publish 0.1.0 · Ray 19h ago
tps3836j25qdbvrq1.lbr Publish 0.1.0 · Ray 19h ago
tps3836j25qdbvrq1.step Publish 0.1.0 · Ray 19h ago

TPS3836J25QDBVRQ1

Texas Instruments · Supervisor And Reset ICs · SOT-23-5

TPS3836J25QDBVRQ1 from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CT input Delay-select pin: connecting CT to GND gives a typical 10 ms reset delay and connecting it to VDD gives a typical 200 ms delay; CT input current is ±25 nA with input capacitance of 5 pF.
2 GND power_in Ground reference for the device; all voltage values in the datasheet are with respect to GND.
3 MR input Manual reset input with an internal 30 kΩ pullup; a low level (VIL = 0.3 × VDD) asserts RESET, a high level is VIH = 0.7 × VDD, and it should be connected to VDD if unused to minimize current consumption.
4 VDD power_in Supply voltage input, recommended range 1.6 V to 6 V (absolute maximum 7 V), decoupled with a 0.1 µF ceramic capacitor placed near the pin.
5 RESET output Active-low push-pull reset output for the TPS3836, asserted low while VDD is below the threshold VIT and released high after the selected delay; absolute maximum output current is −5 mA (IOH) and 5 mA (IOL).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Power Management (PMIC)
Pins 5

CAD (KiCad official)

  • Symbol: TPS3836J25QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: tps3836j25qdbvrq1-etched.step / tps3836j25qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3836j25qdbvrq1.step / tps3836j25qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 9ebef96363b7ef9d, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF