component

TPS3808G19DBVR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps3808g19dbvrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps3808g19dbvr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/tps3808g19dbvr · Ray 1d ago
tps3808g19dbvr-etched.glb tps3808g19dbvr: factory component page (tier=lcsc) · Ray 1d ago
tps3808g19dbvr-etched.step tps3808g19dbvr: factory component page (tier=lcsc) · Ray 1d ago
tps3808g19dbvr-hero.glb Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr.glb Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr.lbr Publish 0.1.0 · Ray 1d ago
tps3808g19dbvr.step Publish 0.1.0 · Ray 1d ago

TPS3808G19DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-6

TPS3808G19DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Open-drain reset output driven to low impedance when RESET is active (SENSE below threshold VIT or MR at logic low); pulled high by external 10kΩ to 1MΩ resistor.
2 GND power_in Ground reference connection.
3 MR input Manual reset input with internal 90kΩ pull-up resistor to VDD; driving low (≤0.3VDD) activates RESET output.
4 CT input Reset delay programming input; connect 40kΩ to 200kΩ resistor to VDD for 300ms fixed delay, leave open for 20ms fixed delay, or connect ≥100pF capacitor to GND for user-programmable 1.25ms to 10s delay.
5 SENSE input Voltage monitoring input; RESET becomes active when voltage on this pin drops below threshold voltage VIT.
6 VDD power_in Power supply voltage input (1.7V to 6.5V recommended); place 0.1μF ceramic capacitor near this pin for decoupling.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS3808G19DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps3808g19dbvr-etched.step / tps3808g19dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3808g19dbvr.step / tps3808g19dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 508cd6b5f24c9f25, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF