main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers tps3808g15qdbvrq1: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/tps3808g15qdbvrq1 · Ray 2d ago
tps3808g15qdbvrq1-etched.glb tps3808g15qdbvrq1: factory component page (tier=lcsc) · Ray 2d ago
tps3808g15qdbvrq1-etched.step tps3808g15qdbvrq1: factory component page (tier=lcsc) · Ray 2d ago
tps3808g15qdbvrq1-hero.glb Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1.glb Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1.kicad_mod Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1.kicad_sym Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1.lbr Publish 0.1.0 · Ray 2d ago
tps3808g15qdbvrq1.step Publish 0.1.0 · Ray 2d ago

TPS3808G15QDBVRQ1

Texas Instruments · Supervisor And Reset ICs · SOT-23-6

TPS3808G15QDBVRQ1 from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET output Open-drain reset output, asserted low when SENSE voltage drops below threshold voltage VIT of 1.4 V or MR pin is driven low, remains asserted for user-adjustable delay time after recovery.
2 GND power_in Ground reference connection for power and signal return.
3 MR input Manual reset input, internally pulled to VDD by 90-kΩ resistor, driving low asserts RESET output.
4 CT input Capacitor timing input for reset delay programming; connect to VDD through 40-200 kΩ resistor for fixed delay or to ≥100 pF capacitor for user-adjustable delay from 1.25 ms to 10 s.
5 SENSE input Voltage sense input connected to monitored supply voltage rail; RESET asserted when voltage drops below threshold VIT of 1.4 V.
6 VDD power_in Power supply input with recommended operating range 1.8 V to 6.5 V; place 0.1 μF ceramic capacitor close to pin for bypass.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS3808G15QDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps3808g15qdbvrq1-etched.step / tps3808g15qdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3808g15qdbvrq1.step / tps3808g15qdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 878d1dfe86ddc9da, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF