Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS3808G12DBVR

Texas Instruments · Supervisor And Reset ICs · SOT-23-6

TPS3808G12DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RESET tri_state Open-drain reset output driven to low impedance when SENSE input is below threshold voltage VIT or MR pin is at logic low level, remaining active for user-adjustable delay after SENSE exceeds VIT and MR returns to logic high; requires 10kΩ to 1MΩ pull-up resistor to achieve voltage above VDD.
2 GND power_in Ground reference.
3 MR input Manual reset input pin; driving to logic low level (≤0.3VDD) forces RESET to become active; internally connected to VDD through 90kΩ pull-up resistor.
4 CT input Reset delay timing programming pin; connect 40kΩ to 200kΩ resistor to VDD for 300ms fixed delay, leave open circuit for 20ms fixed delay, or connect capacitor ≥100pF to ground for user-programmable delay from 1.25ms to 10s.
5 SENSE input Sense input pin monitoring system voltage; RESET becomes active when voltage at this pin drops below threshold voltage VIT.
6 VDD power_in Power supply input voltage in range 1.7V to 6.5V; place 0.1µF ceramic bypass capacitor near this pin per good analog design practice.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS3808G12DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps3808g12dbvr-etched.step / tps3808g12dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3808g12dbvr.step / tps3808g12dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 508cd6b5f24c9f25, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF