component
TPS3808G01DRVT
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, WSON-6-EP(2x2). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 29d ago |
| viewers | 29d ago |
| package.json | 29d ago |
| page.json | 29d ago |
| README.md | 29d ago |
| tps3808g01drvt-etched.glb | 29d ago |
| tps3808g01drvt-etched.step | 29d ago |
| tps3808g01drvt-hero.glb | 29d ago |
| tps3808g01drvt-hero.overlay.json | 29d ago |
| tps3808g01drvt.glb | 29d ago |
| tps3808g01drvt.kicad_mod | 29d ago |
| tps3808g01drvt.kicad_sym | 29d ago |
| tps3808g01drvt.lbr | 29d ago |
| tps3808g01drvt.step | 29d ago |
TPS3808G01DRVT
Texas Instruments · Supervisor And Reset ICs · WSON-6-EP(2x2)
TPS3808G01DRVT from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Supply voltage input, rated 1.7 V to 6.5 V; a 0.1 µF ceramic capacitor should be placed near this pin. |
| 2 | SENSE | input | Monitored voltage input; RESET is asserted when the voltage on this pin falls below the threshold VIT. |
| 3 | CT | input | Reset-delay programming pin: a 40 kΩ to 200 kΩ resistor to VDD gives a fixed 300 ms delay, leaving it open gives a fixed 20 ms delay, and a ground-referenced capacitor of 100 pF or more gives a user-programmable delay. |
| 4 | MR | input | Manual reset input; driving it low asserts RESET, and it is internally pulled up to VDD through 90 kΩ, with VIL limited to 0.3·VDD and VIH to 0.7·VDD minimum. |
| 5 | GND | power_in | Ground reference for the device. |
| 6 | RESET | output | Open-drain active-low reset output that sinks current when asserted and requires a 10 kΩ to 1 MΩ pull-up resistor; its absolute maximum voltage is 7 V and IRESET is rated up to 5 mA. |
| 7 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6-EP(2x2) |
| Category | Power Management (PMIC) |
| Pins | 7 |
CAD (KiCad official)
- Symbol:
TPS3808G01DRVT - Footprint:
Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm - 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
- 3D model files:
tps3808g01drvt-etched.step/tps3808g01drvt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3808g01drvt.step/tps3808g01drvt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (40 pp, sha256
508cd6b5f24c9f25, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).