Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS3808G01DRVR

Texas Instruments · Supervisor And Reset ICs · WSON-6-EP(2x2)

TPS3808G01DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply input, 1.7V to 6.5V operating range, with 0.1μF ceramic bypass capacitor recommended at pin.
2 SENSE input Voltage monitoring input (0V to 6.5V range) that activates RESET output when voltage falls below programmable threshold VIT.
3 CT input Reset delay timing pin; connect to VDD through 40kΩ-200kΩ resistor for 300ms delay, leave open for 20ms delay, or connect ≥100pF ground-referenced capacitor for user-programmable 1.25ms to 10s delay.
4 MR input Manual reset input with internal 90kΩ pull-up to VDD that activates RESET when driven to logic low (≤0.3VDD).
5 GND power_in Ground reference at 0V.
6 RESET tri_state Open-drain reset output (0V to 6.5V) driven to low impedance when active, requiring 10kΩ to 1MΩ external pull-up resistor for operation and to achieve voltages above VDD.
7 PAD passive Thermal pad connected to ground for enhanced package heat dissipation and must be soldered to PCB for thermal and mechanical performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category Power Management (PMIC)
Pins 7

CAD (KiCad official)

  • Symbol: TPS3808G01DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tps3808g01drvr-etched.step / tps3808g01drvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3808g01drvr.step / tps3808g01drvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 508cd6b5f24c9f25, retrieved 2026-09-25, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF