main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers tps3780cqdbvrq1: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1-etched.glb tps3780cqdbvrq1: factory component page (tier=lcsc) · Ray 28d ago
tps3780cqdbvrq1-etched.step tps3780cqdbvrq1: factory component page (tier=lcsc) · Ray 28d ago
tps3780cqdbvrq1-hero.glb tps3780cqdbvrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
tps3780cqdbvrq1-hero.overlay.json Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1.glb Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1.kicad_mod Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1.kicad_sym Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1.lbr Publish 0.1.0 · Ray 28d ago
tps3780cqdbvrq1.step Publish 0.1.0 · Ray 28d ago

TPS3780CQDBVRQ1

Texas Instruments · Supervisor And Reset ICs · SOT-23-6

TPS3780CQDBVRQ1 from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage input; connect a 1.5-V to 5.5-V supply to VDD, with a 0.1-µF ceramic capacitor placed close to this pin (required for VDD < 1.5 V).
2 OUT1 output Output for SENSE1 that is asserted low when SENSE1 falls below VIT-, and deasserted high after SENSE1 rises above VIT+; on the TPS3780-Q1 it is open-drain, can be pulled up to 5.5 V independent of VDD, and requires a pullup resistor.
3 OUT2 output Output for SENSE2 that is asserted low when SENSE2 falls below VIT-, and deasserted high after SENSE2 rises above VIT+; on the TPS3780-Q1 it is open-drain, can be pulled up to 5.5 V independent of VDD, and requires a pullup resistor.
4 SENSE2 input Voltage monitor input connected to the monitored voltage through an external resistor divider; OUT2 is asserted when the voltage at this pin drops below VIT-.
5 GND power_in Ground reference pin for the device.
6 SENSE1 input Voltage monitor input connected to the monitored voltage through an external resistor divider; OUT1 is asserted when the voltage at this pin drops below VIT-.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Power Management (PMIC)
Pins 6

CAD (KiCad official)

  • Symbol: TPS3780CQDBVRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tps3780cqdbvrq1-etched.step / tps3780cqdbvrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3780cqdbvrq1.step / tps3780cqdbvrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 e037c72b792b2407, retrieved 2026-10-12, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF