component
TPS3711DDCR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, TSOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS3711DDCR
Texas Instruments · Supervisor And Reset ICs · TSOT-23-6
TPS3711DDCR from Texas Instruments, in a TSOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Comparator open-drain output that is driven low when the voltage at the comparator is less than VIT-, goes high when the sense voltage rises above VIT+, and can be pulled up to 25 V with sink current up to 10 mA. |
| 2 | GND | power_in | Ground; the datasheet requires all three GND pins (2, 4, 6) to be connected to ground. |
| 3 | SENSE | input | Comparator input connected to the monitored voltage through an external resistor divider; OUT is driven low when the voltage here drops below the threshold VIT-, and the input is rated 0 V to 6.5 V in recommended operation. |
| 4 | GND | power_in | Ground; the datasheet requires all three GND pins (2, 4, 6) to be connected to ground. |
| 5 | VDD | power_in | Supply-voltage input that must be connected to a 1.8 V to 36 V supply, with a 0.1 µF ceramic capacitor placed close to the pin recommended. |
| 6 | GND | power_in | Ground; the datasheet requires all three GND pins (2, 4, 6) to be connected to ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSOT-23-6 |
| Category | Power Management (PMIC) |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Power-on reset voltage | V(POR) | 0.8 | V | VOL ≤ 0.2 V | 5 | ||
| SENSE pin negative input threshold voltage | VIT- | 397 | 400 | 403 | mV | VDD = 1.8 V to 36 V | 5 |
| SENSE pin positive input threshold voltage | VIT+ | 400 | 405.5 | 413 | mV | VDD = 1.8 V to 36 V | 5 |
| SENSE pin hysteresis voltage | VHYS | 2 | 5.5 | 12 | mV | 5 | |
| Low-level output voltage | VOL | 130 | 250 | mV | VDD = 1.8 V, IOUT = 3 mA | 5 | |
| Low-level output voltage | VOL | 150 | 250 | mV | VDD = 5 V, IOUT = 5 mA | 5 | |
| Input current (at SENSE pin) | IIN | -25 | 1 | 25 | nA | VDD = 1.8 V and 36 V, VSENSE = 6.5 V | 5 |
| Input current (at SENSE pin) | IIN | -15 | 1 | 15 | nA | VDD = 1.8 V and 36 V, VSENSE = 0.1 V | 5 |
| Open-drain leakage current | ID(leak) | 10 | 300 | nA | VDD = 1.8 V and 36 V, VOUT = 25 V | 5 | |
| Supply current | IDD | 8 | 11 | µA | VDD = 1.8 V, 36 V | 5 | |
| Undervoltage lockout | UVLO | 1.3 | 1.5 | 1.7 | V | VDD falling | 5 |
| Supply pin voltage | VDD | 1.8 | 36 | V | 4 | ||
| Input pin voltage | VSENSE | 0 | 6.5 | V | 4 | ||
| Output pin voltage | VOUT | 0 | 25 | V | 4 | ||
| Pullup voltage | VPULLUP | 0 | 25 | V | 4 | ||
| Output pin current | IOUT | 0 | 10 | mA | 4 | ||
| Junction temperature | TJ | -40 | 25 | 125 | °C | 4 | |
| Supply pin voltage | VDD | -0.3 | 40 | V | 4 | ||
| Output pin voltage | VOUT | -0.3 | 28 | V | 4 | ||
| Sense pin voltage | VSENSE | -0.3 | 7 | V | 4 | ||
| Output pin current | 40 | mA | 4 | ||||
| Operating junction temperature | TJ | -40 | 125 | °C | 4 | ||
| Storage temperature | Tstg | -55 | 125 | °C | 4 | ||
| Junction-to-ambient thermal resistance | RθJA | 201.6 | °C/W | 4 | |||
| Junction-to-case (top) thermal resistance | RθJC(top) | 47.8 | °C/W | 4 | |||
| Junction-to-board thermal resistance | RθJB | 51.2 | °C/W | 4 | |||
| Junction-to-top characterization parameter | ψJT | 0.7 | °C/W | 4 | |||
| Junction-to-board characterization parameter | ψJB | 50.8 | °C/W | 4 |
CAD (KiCad official)
- Symbol:
TPS3711DDCR - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
tps3711ddcr-etched.step/tps3711ddcr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3711ddcr.step/tps3711ddcr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (24 pp, sha256
5675f26ad97454b5, retrieved 2026-10-20, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).