component

TPS3707-30DR

Public Made by Adom

by adom

Texas Instruments Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps3707-30drfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 21d ago
viewers tps3707-30dr: viewers · Ray 21d ago
package.json Publish 0.1.0 · Ray 21d ago
page.json Set visibility: public · Ray 21d ago
README.md Initial commit: component/tps3707-30dr · Ray 21d ago
tps3707-30dr-etched.glb tps3707-30dr: factory component page (tier=lcsc) · Ray 21d ago
tps3707-30dr-etched.step tps3707-30dr: factory component page (tier=lcsc) · Ray 21d ago
tps3707-30dr-hero.glb tps3707-30dr: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tps3707-30dr-hero.overlay.json Publish 0.1.0 · Ray 21d ago
tps3707-30dr.glb Publish 0.1.0 · Ray 21d ago
tps3707-30dr.kicad_mod Publish 0.1.0 · Ray 21d ago
tps3707-30dr.kicad_sym Publish 0.1.0 · Ray 21d ago
tps3707-30dr.lbr Publish 0.1.0 · Ray 21d ago
tps3707-30dr.step Publish 0.1.0 · Ray 21d ago

TPS3707-30DR

Texas Instruments · Supervisor And Reset ICs · SOIC-8

TPS3707-30DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Manual reset input; logic-high threshold is 0.7 × VDD minimum and logic-low threshold is 0.3 × VDD maximum, with input rise and fall rate at MR limited to 100 ns/V.
2 VDD power_in Supply voltage, recommended 2 V to 6 V, with 7 V as the absolute maximum (not to be operated at 7 V for more than 1000 h continuously).
3 GND power_in Ground reference for all device voltages.
4 PFI input Power-fail comparator input, with voltage range limited to −0.3 V to VDD + 0.3 V.
5 PFO output Power-fail comparator output, used for power-fail or low-battery warning.
6 NC unconnected No internal connection.
7 RESET output Active-low reset output, which goes low when VDD falls below the threshold VIT- and has a maximum low output current IOL of 5 mA.
8 RESET output Active-high reset output, with a maximum high output current IOH of −5 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS3707-30DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps3707-30dr-etched.step / tps3707-30dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3707-30dr.step / tps3707-30dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (37 pp, sha256 367028df3788682f, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF