component
TPS3705-50DGN
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, MSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 29d ago |
| viewers | 29d ago |
| package.json | 29d ago |
| page.json | 29d ago |
| README.md | 29d ago |
| tps3705-50dgn-etched.glb | 29d ago |
| tps3705-50dgn-etched.step | 29d ago |
| tps3705-50dgn-hero.glb | 29d ago |
| tps3705-50dgn-hero.overlay.json | 29d ago |
| tps3705-50dgn.glb | 29d ago |
| tps3705-50dgn.kicad_mod | 29d ago |
| tps3705-50dgn.kicad_sym | 29d ago |
| tps3705-50dgn.lbr | 29d ago |
| tps3705-50dgn.step | 29d ago |
TPS3705-50DGN
Texas Instruments · Supervisor And Reset ICs · MSOP-8
TPS3705-50DGN from Texas Instruments, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low reset output that goes low at power-up once VDD exceeds 1.1 V and again whenever VDD falls below the threshold VIT-. |
| 2 | WDO | output | Watchdog timer output, used by the TPS3705-xx integrated watchdog function. |
| 3 | MR | input | Manual reset input; the datasheet specifies VIH of at least 0.7 × VDD, VIL of at most 0.3 × VDD, and an input rise/fall rate of at most 100 ns/V for MR or WDI. |
| 4 | VDD | power_in | Supply voltage, recommended range 2 V to 6 V, with an absolute maximum of 7 V referenced to GND. |
| 5 | GND | power_in | Ground reference; all voltage values in the datasheet are specified with respect to GND. |
| 6 | PFI | input | Power-fail comparator input, with a voltage range of -0.3 V to VDD + 0.3 V. |
| 7 | PFO | output | Power-fail comparator output that signals a power-fail or low-battery warning. |
| 8 | WDI | input | Watchdog timer input; the datasheet specifies VIH of at least 0.7 × VDD, VIL of at most 0.3 × VDD, and an input rise/fall rate of at most 100 ns/V for WDI. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | MSOP-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS3705-50DGN - Footprint:
Package_SO:MSOP-8_3x3mm_P0.65mm - 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files:
tps3705-50dgn-etched.step/tps3705-50dgn-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3705-50dgn.step/tps3705-50dgn.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (37 pp, sha256
367028df3788682f, retrieved 2026-10-10, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).