main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps3600d50pw: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Initial commit: component/tps3600d50pw · Ray 1mo ago
tps3600d50pw-etched.glb tps3600d50pw: factory component page (tier=lcsc) · Ray 1mo ago
tps3600d50pw-etched.step tps3600d50pw: factory component page (tier=lcsc) · Ray 1mo ago
tps3600d50pw-hero.glb tps3600d50pw: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps3600d50pw-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps3600d50pw.glb Publish 0.1.0 · Ray 1mo ago
tps3600d50pw.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps3600d50pw.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps3600d50pw.lbr Publish 0.1.0 · Ray 1mo ago
tps3600d50pw.step Publish 0.1.0 · Ray 1mo ago

TPS3600D50PW

Texas Instruments · Supervisor And Reset ICs · TSSOP-14

TPS3600D50PW from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Supply output that the supervisor monitors; RESET stays active while VOUT remains below the threshold voltage VIT.
2 VDD power_in Input supply voltage; the TPS3600D50 variant has a 5.0 V nominal supply.
3 GND power_in Ground reference for the device.
4 MSWITCH input Manual switch to force the device into battery-backup mode; connect to GND if not used.
5 CEIN input Chip-enable input passed through a series transmission gate to CEOUT; it goes high-impedance while reset is asserted.
6 BATTON output Logic output and external bypass switch driver output.
7 PFI input Power-fail comparator input; connect to GND if not used.
8 PFO output Power-fail comparator output.
9 BATTOK output Battery status output that transitions high-to-low when the backup battery voltage VBAT falls below the negative-going threshold V(BOK); the battery is checked every 200 ms.
10 CEOUT output Chip-enable output; during disable mode an active pullup connects CEOUT to VOUT.
11 MR input Manual reset input.
12 WDI input Watchdog timer input, with the watchdog timing set to an 800 ms time-out per the features list.
13 RESET output Active-low reset output; asserted during power-on until the supply exceeds the threshold, and again on a brownout or power failure.
14 VBAT power_in Backup-battery input, which can exceed VDD per the features list.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Power Management (PMIC)
Pins 14

CAD (KiCad official)

  • Symbol: TPS3600D50PW
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: tps3600d50pw-etched.step / tps3600d50pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3600d50pw.step / tps3600d50pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 22e4caa11ae7d5c6, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF