component
TPS3306-33DR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS3306-33DR
Texas Instruments · Supervisor And Reset ICs · SOIC-8
TPS3306-33DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SENSE1 | input | Sense voltage input 1 is monitored against its threshold VIT (4.55 V typ for TPS3306-33), and RESET stays active while it remains below that threshold. |
| 2 | SENSE2 | input | Sense voltage input 2 is monitored against its threshold VIT (2.93 V typ for TPS3306-33), and RESET stays active while it remains below that threshold. |
| 3 | PFI | input | Power-fail comparator input is compared with an internal 1.25 V reference (VPFI typ 1.25 V, about 10 mV hysteresis), and it must be connected to GND if the comparator is unused. |
| 4 | GND | power_in | Ground reference; all device voltage values are specified with respect to GND. |
| 5 | RESET | output | Active-low open-drain reset output that is asserted during power-up, when a monitored supply is below its threshold, or on a watchdog time-out, with a maximum low output current of 5 mA. |
| 6 | PFO | output | Open-drain power-fail comparator output that goes low when PFI falls below 1.25 V and should be left unconnected if the comparator is unused. |
| 7 | WDI | input | Watchdog timer input that must see a low-to-high or high-to-low transition within the 0.8 s typical time-out (0.5 s to 1.2 s range), and leaving it unconnected disables the watchdog. |
| 8 | VDD | power_in | Supply voltage of 2.7 V to 6 V, with RESET defined from VDD of 1.1 V and a 0.1 µF ceramic bypass capacitor placed close to the supply terminals recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPS3306-33DR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
tps3306-33dr-etched.step/tps3306-33dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3306-33dr.step/tps3306-33dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
163676c69bb32671, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).