main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers tps3305-25dr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago
tps3305-25dr-etched.glb Publish 0.1.0 · Ray 1d ago
tps3305-25dr-etched.step tps3305-25dr: factory component page (tier=mfr) · Ray 1d ago
tps3305-25dr-hero.glb tps3305-25dr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
tps3305-25dr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
tps3305-25dr.glb Publish 0.1.0 · Ray 1d ago
tps3305-25dr.kicad_mod Publish 0.1.0 · Ray 1d ago
tps3305-25dr.kicad_sym Publish 0.1.0 · Ray 1d ago
tps3305-25dr.lbr Publish 0.1.0 · Ray 1d ago
tps3305-25dr.step Publish 0.1.0 · Ray 1d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 1d ago

TPS3305-25DR

Texas Instruments · Supervisor And Reset ICs · SOIC-8

TPS3305-25DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SENSE1 input Sense voltage input 1 is monitored against a threshold of 2.93 V typ for the TPS3305-25 (3.3 V nominal), and RESET asserts when it falls below VIT-.
2 SENSE2 input Sense voltage input 2 is monitored against a threshold of 2.25 V typ for the TPS3305-25 (2.5 V nominal), and RESET asserts when it falls below VIT-.
3 WDI input Watchdog timer input must be toggled within 1.6 s typ (1.1 s min, 2.3 s max) or RESET is asserted.
4 GND power_in Ground reference for all voltages; all absolute maximum voltage values are specified with respect to GND.
5 RESET output Active-low reset output that is asserted when either SENSEn input is below its threshold or when WDI is not toggled in time, and held low for the 200 ms typ delay after recovery.
6 RESET output Active-high reset output that is the complement of RESET and is driven high while reset is asserted.
7 MR input Manual reset input that asserts RESET when driven low; logic high threshold is 0.7 x VDD and logic low threshold is 0.3 x VDD.
8 VDD power_in Supply voltage input with a range of 2.7 V to 6 V and maximum supply current of 40 µA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS3305-25DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps3305-25dr-etched.step / tps3305-25dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps3305-25dr.step / tps3305-25dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 2ae8290d9b80ba2a, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF