component
TPS3123J18DBVR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
TPS3123J18DBVR
Texas Instruments · Supervisor And Reset ICs · SOT-23-5
TPS3123J18DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low reset output: it is driven low when VDD falls below the negative threshold VIT-, and stays low for the delay time tD after VDD rises above VIT+ = VIT- + VHYS. |
| 2 | GND | power_in | Ground reference pin for the supervisor. |
| 3 | MR | input | Manual reset input: pulling this pin to logic low forces RESET active, and RESET deasserts after the reset delay tD once MR is left floating or pulled high. |
| 4 | WDI | input | Watchdog timer input: if WDI stays high or low longer than the timeout period, a reset is triggered, and the timer clears on each WDI rising or falling edge or while reset is active. |
| 5 | VDD | power_in | Supply voltage input with a recommended 0.1 µF ceramic capacitor placed close to the pin; the recommended VDD range is 0.9 V to 3.3 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS3123J18DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps3123j18dbvr-etched.step/tps3123j18dbvr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3123j18dbvr.step/tps3123j18dbvr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (26 pp, sha256
a993b2524ea48899, retrieved 2026-10-07, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# TPS3123J18DBVR
**Texas Instruments** · Supervisor And Reset ICs · SOT-23-5
TPS3123J18DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Active-low reset output: it is driven low when VDD falls below the negative threshold VIT-, and stays low for the delay time tD after VDD rises above VIT+ = VIT- + VHYS. |
| 2 | GND | power_in | Ground reference pin for the supervisor. |
| 3 | MR | input | Manual reset input: pulling this pin to logic low forces RESET active, and RESET deasserts after the reset delay tD once MR is left floating or pulled high. |
| 4 | WDI | input | Watchdog timer input: if WDI stays high or low longer than the timeout period, a reset is triggered, and the timer clears on each WDI rising or falling edge or while reset is active. |
| 5 | VDD | power_in | Supply voltage input with a recommended 0.1 µF ceramic capacitor placed close to the pin; the recommended VDD range is 0.9 V to 3.3 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
## CAD (KiCad official)
- Symbol: `TPS3123J18DBVR`
- Footprint: `Package_TO_SOT_SMD:SOT-23-5`
- 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files: `tps3123j18dbvr-etched.step` / `tps3123j18dbvr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps3123j18dbvr.step` / `tps3123j18dbvr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/cn/lit/gpn/tps3125) (26 pp, sha256 `a993b2524ea48899`, retrieved 2026-10-07, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/tps3123j18dbvr-datasheet.pdf)