component
TPS28226DRBR
Public Made by Adomby adom
Texas Instruments Gate Drivers, VSON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS28226DRBR
Texas Instruments · Gate Drivers · VSON-8-EP(3x3)
TPS28226DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | UGATE | output | Upper gate drive sink/source output; connect to the gate of the high-side power N-channel MOSFET. |
| 2 | BOOT | power_in | Floating bootstrap supply for the upper gate drive; connect the bootstrap capacitor between this pin and PHASE, with absolute maximum boot voltage of 33 V. |
| 3 | PWM | input | Control input from the controller that can enter three states (3-state PWM input for power-stage shutdown); input voltage range is -0.3 V to 13.2 V. |
| 4 | GND | power_in | Ground reference for all signals; connect the exposed thermal pad directly to this node. |
| 5 | LGATE | output | Lower gate drive sink/source output; connect to the gate of the low-side power N-channel MOSFET. |
| 6 | VDD | power_in | Bias supply input; connect to a 5-V bias supply with a high-quality bypass capacitor to GND, while the recommended VDD range is 6.8 V to 8 V and the absolute maximum is 8.8 V. |
| 7 | EN/PG | bidirectional | Enable input and power-good output sharing one pin with 1-MΩ impedance; drive High to enable and Low to disable, draws less than 350 µA when disabled, and is pulled low under VDD UVLO or over-temperature shutdown. |
| 8 | PHASE | input | Connects to the upper MOSFET source and lower MOSFET drain and provides the return path for the upper gate driver. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSON-8-EP(3x3) |
| Category | Motor Driver ICs |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS28226DRBR - Footprint:
Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm - 3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
tps28226drbr-etched.step/tps28226drbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps28226drbr.step/tps28226drbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
052e1a289875398b, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).