component
TPS2812PWR
Public Made by Adomby adom
Texas Instruments Gate Drive ICs, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS2812PWR
Texas Instruments · Gate Drive ICs · TSSOP-8
TPS2812PWR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | REG_IN | power_in | Regulator input for operation with supply inputs between 14 V and 40 V (recommended 8 V to 40 V); may be left open or tied to VCC or GND when the regulator is not used. |
| 2 | 1IN | input | Input 1 of the noninverting driver, which drives 1OUT (1OUT = 1IN), with input range -0.3 V to VCC. |
| 3 | GND | power_in | Ground reference for the device. |
| 4 | 2IN | input | Input 2 of the noninverting driver, which drives 2OUT (2OUT = 2IN), with input range -0.3 V to VCC. |
| 5 | 2OUT | output | Output 2 of the driver (2OUT = 2IN), delivering 2 A peak output current at VCC = 14 V. |
| 6 | VCC | power_in | Supply voltage pin, recommended 4 V to 14 V (absolute maximum 15 V). |
| 7 | 1OUT | output | Output 1 of the driver (1OUT = 1IN), delivering 2 A peak output current at VCC = 14 V. |
| 8 | REG_OUT | power_out | Regulator output that can power other circuitry within package power limits, with continuous current 0 to 20 mA recommended; may be left open or tied to VCC or GND when unused. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-8 |
| Category | Power Supply Chip |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.3 | 15 | V | 5 | ||
| Regulator input voltage range | REG_IN | 42 | V | VCC -0.3 V to 42 V | 5 | ||
| Continuous regulator output current | REG_OUT | 25 | mA | 5 | |||
| Continuous output current | IO | -100 | 100 | mA | 1OUT, 2OUT | 5 | |
| Operating ambient temperature range | TA | -40 | 125 | °C | 5 | ||
| Storage temperature range | Tstg | -65 | 150 | °C | 5 | ||
| Lead temperature | 260 | °C | 1,6 mm (1/16 inch) from case for 10 seconds | 5 | |||
| Regulator input voltage range | 8 | 40 | V | 5 | |||
| Supply voltage | VCC | 4 | 14 | V | 5 | ||
| Input voltage | VI | -0.3 | 14 | V | -0.3 to VCC | 5 | |
| Continuous regulator output current | REG_OUT | 0 | 20 | mA | 5 | ||
| Ambient temperature operating range | TA | -40 | 125 | °C | 5 | ||
| Positive-going input threshold voltage | VIT+ | 3.3 | 4 | V | VCC = 5 V | 5 | |
| Positive-going input threshold voltage | VIT+ | 5.8 | 9 | V | VCC = 10 V | 5 | |
| Positive-going input threshold voltage | VIT+ | 8.3 | 13 | V | VCC = 14 V | 5 | |
| Negative-going input threshold voltage | VIT- | 1 | 1.6 | V | VCC = 5 V | 5 | |
| Negative-going input threshold voltage | VIT- | 1 | 4.2 | V | VCC = 10 V | 5 | |
| Negative-going input threshold voltage | VIT- | 1 | 6.2 | V | VCC = 14 V | 5 | |
| Input current | II | -1 | 0.2 | 1 | µA | Inputs = 0 V or VCC | 5 |
| High-level output voltage | VOH | 9.75 | 9.9 | V | IO = −1 mA | 5 | |
| High-level output voltage | VOH | 8 | 9.1 | V | IO = −100 mA | 5 | |
| Low-level output voltage | VOL | 0.18 | 0.25 | V | IO = 1 mA | 5 | |
| Low-level output voltage | VOL | 1 | 2 | V | IO = 100 mA | 5 | |
| Regulator output voltage | 10 | 11.5 | 13 | V | 14 ≤ REG_IN ≤ 40 V, 0 ≤ IO ≤ 20 mA | 6 | |
| Regulator output voltage in dropout | 9 | 9.6 | V | IO = 10 mA, REG_IN = 10 V | 6 | ||
| Supply current into VCC | ICC | 0.2 | 5 | µA | Inputs high or low | 6 | |
| Supply current into REG_IN | 40 | 100 | µA | REG_IN = 20 V, REG_OUT open | 6 | ||
| Rise time | tr | 14 | 25 | ns | VCC = 14 V | 7 | |
| Rise time | tr | 15 | 30 | ns | VCC = 10 V | 7 | |
| Rise time | tr | 20 | 35 | ns | VCC = 5 V | 7 | |
| Fall time | tf | 15 | 25 | ns | VCC = 14 V | 7 | |
| Fall time | tf | 15 | 30 | ns | VCC = 10 V | 7 | |
| Fall time | tf | 18 | 35 | ns | VCC = 5 V | 7 | |
| Propagation delay time, high-to-low-level output | tPHL | 25 | 40 | ns | VCC = 14 V | 7 | |
| Propagation delay time, high-to-low-level output | tPHL | 25 | 45 | ns | VCC = 10 V | 7 | |
| Propagation delay time, high-to-low-level output | tPHL | 34 | 50 | ns | VCC = 5 V | 7 | |
| Propagation delay time, low-to-high-level output | tPLH | 24 | 40 | ns | VCC = 14 V | 7 | |
| Propagation delay time, low-to-high-level output | tPLH | 26 | 45 | ns | VCC = 10 V | 7 | |
| Propagation delay time, low-to-high-level output | tPLH | 36 | 50 | ns | VCC = 5 V | 7 | |
| Input hysteresis | 1.6 | V | VCC = 5 V | 5 | |||
| Input capacitance | 5 | 10 | pF | 5 | |||
| Peak output current | 2 | A | VCC = 10 V | 5 | |||
| Continuous total power dissipation, PW package | 520 | mW | TA ≤ 25°C; derating 4.17 mW/°C above 25°C | 4 |
CAD (KiCad official)
- Symbol:
TPS2812PWR - Footprint:
Package_SO:TSSOP-8_3x3mm_P0.65mm - 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
tps2812pwr-etched.step/tps2812pwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps2812pwr.step/tps2812pwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
a419cb5ff77841a7, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).