Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS272C45ARHFR

Texas Instruments · Power Distribution Switches · VQFN-24(4x5)

TPS272C45ARHFR from Texas Instruments, in a VQFN-24(4x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Channel 1 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
2 OUT1 output Channel 1 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
3 OUT1 output Channel 1 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
4 NC unconnected No connect pin; leave unconnected.
5 OUT2 output Channel 2 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
6 OUT2 output Channel 2 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
7 OUT2 output Channel 2 high-side power output, rated for up to 4.0 A continuous with one channel enabled at TAMB = 85°C (3.0 A with two channels enabled).
8 VS power_in Primary supply input, recommended operating range 4.5 V to 36 V (absolute maximum 60 V continuous to GND); connect through vias to a power plane together with pins 9, 23 and 24.
9 VS power_in Primary supply input, recommended operating range 4.5 V to 36 V (absolute maximum 60 V continuous to GND); connect through vias to a power plane together with pins 8, 23 and 24.
10 FLT output Open-drain output with pulldown that signals a fault on either channel (active low) in Version A; FLT pin voltage is rated -1 V to 36 V.
11 SNS output Analog current output proportional to the load current of the channel selected by SEL; connect a resistor to GND to convert it to a voltage, with SNS pin voltage rated -1 V to 7 V.
12 DIA_EN input Enables diagnostic functionality; with it held low, analog current sense, open-load and short-to-supply diagnostics are not available. Voltage rated -1 V to 36 V.
13 SEL input SEL = 0 routes the SNS pin to channel 1 load current or fault output; SEL = 1 routes it to channel 2. Voltage rated -1 V to 36 V.
14 LATCH input Sets retry behavior: LATCH = 0 gives auto-retry after faults, LATCH = 1 latches the output off after faults. Voltage rated -1 V to 36 V.
15 EN2 input Enables channel 2 output current; enable voltage rated -1 V to 36 V.
16 EN1 input Enables channel 1 output current; enable voltage rated -1 V to 36 V.
17 GND power_in Device ground; reverse ground current limited to -50 mA when VS < 0 V.
18 ILIMD output Connect RILIMD to GND to set the higher inrush current limit time duration; connecting this pin directly to GND gives a delay time of zero and a constant current limit set by the ILIM1/ILIM2 resistors.
19 VDD power_in Version A: connect to a low voltage supply input (3.0 V to 5.5 V recommended, 3.3 V or 5 V) for lower power dissipation; if used, the external regulator input must be derived from the same VS supply.
20 ILIM2 output Connect RILIM2 to GND to set the channel 2 current limit.
21 ILIM1 output Connect RILIM1 to GND to set the channel 1 current limit.
22 NC unconnected No connect pin; leave unconnected.
23 VS power_in Primary supply input, recommended operating range 4.5 V to 36 V (absolute maximum 60 V continuous to GND); connect through vias to a power plane together with pins 8, 9 and 24.
24 VS power_in Primary supply input, recommended operating range 4.5 V to 36 V (absolute maximum 60 V continuous to GND); connect through vias to a power plane together with pins 8, 9 and 23.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24(4x5)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: TPS272C45ARHFR
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x5mm_P0.5mm_EP2.65x3.65mm
  • 3D model: VQFN-24(4x5) (KiCad packages3D, STEP)
  • 3D model files: tps272c45arhfr-etched.step / tps272c45arhfr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps272c45arhfr.step / tps272c45arhfr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (59 pp, sha256 1dc5a68de539923c, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF