component
TPS26602PWPR
Public Made by Adomby adom
Texas Instruments Surge Protection Devices (SPDs), HTSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS26602PWPR
Texas Instruments · Surge Protection Devices (SPDs) · HTSSOP-16
TPS26602PWPR from Texas Instruments, in a HTSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Power input and device supply voltage, 4.2 V to 60 V operating range (62 V absolute maximum); both IN pins must be tied together to the power source. |
| 2 | IN | power_in | Power input and device supply voltage, 4.2 V to 60 V operating range (62 V absolute maximum); both IN pins must be tied together to the power source. |
| 3 | UVLO | input | Undervoltage lockout comparator input; V(UVLOR) = 1.19 V (typ) rising threshold; connect to RTN to enable factory-set 14.9 V (typ) rising threshold; must not be left floating. |
| 4 | N.C | unconnected | No connect; leave unconnected. |
| 5 | OVP | input | Overvoltage protection input; for TPS26602 connect to RTN externally to enable fixed internal 38 V (typ) overvoltage clamp; V(OVPR) = 1.17-1.225 V rising (used for adjustable OVP on TPS26600/1 only). |
| 6 | MODE | input | Overload fault response mode selection; open = circuit breaker with auto-retry, shorted to RTN = current limiting with auto-retry, 402 kΩ to RTN = current limiting with latch-off. |
| 7 | SHDN | input | Shutdown pin; pulling below V(SHUTF) = 0.76 V (typ) enables low-power shutdown (IQ = 20 µA typ); cycling SHDN resets a latched fault; pull-down must sink ≥ 10 µA at 400 mV to assert. |
| 8 | RTN | passive | Reference for device internal control circuits; all support components R(ILIM), C(dVdT), R(IMON), MODE, UVLO, and OVP resistors must reference this pin; do not connect to GND as this disables the reverse polarity protection feature. |
| 9 | GND | power_in | System ground connection; internally isolated from RTN through the reverse input polarity protection block. |
| 10 | IMON | output | Analog current monitor output; sources a current proportional to I(OUT) with GAIN(IMON) = 78.28 µA/A (typ) for 0.1 A ≤ I(OUT) ≤ 2 A; connect R(IMON) to RTN to convert to voltage; leave floating if unused. |
| 11 | ILIM | bidirectional | Current limit programming pin; R(ILIM) to RTN sets overload current I(OL) = 12/R(ILIM) (kΩ→A); V(ILIM) bias = 1 V; R(ILIM) range 5.36 kΩ-120 kΩ yields I(OL) 2.23 A-0.1 A. |
| 12 | dVdT | bidirectional | Output voltage slew rate control; capacitor from this pin to RTN sets ramp rate via I(dVdT) = 4.7 µA (typ) charging current and Gain(dVdT) = 24.6 V/V; discharging resistance 14 Ω during shutdown. |
| 13 | N.C | unconnected | No connect; leave unconnected. |
| 14 | FLT | output | Open-drain active-low fault indicator; asserts on undervoltage, overvoltage, overload, reverse current, thermal shutdown (T(TSD) = 157 °C typ rising), or SHDN-low conditions; pull-down R(FLT) = 40-160 Ω; leave floating if unused. |
| 15 | OUT | power_out | Power output of the device; V(OUT) = V(IN) − I(OUT) × RON where RON = 80-250 mΩ over −40 °C to +125 °C; both OUT pins must be connected together to the load. |
| 16 | OUT | power_out | Power output of the device; listed as OUT (pin 16) in the page-5 pin functions table alongside pin 15; both OUT pins must be connected together to the load. Note: also listed as N.C in page-4 table-see review flag. |
| 17 | PowerPad | passive | Exposed thermal pad (pad 17 per package outline drawing); must be soldered to the RTN plane on the PCB using multiple vias for thermal and mechanical performance; do not use as the sole electrical connection to RTN. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | HTSSOP-16 |
| Category | Circuit Protection |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
TPS26602PWPR - Footprint:
Package_SO:TSSOP-16-1EP_4.4x5mm_P0.65mm - 3D model: HTSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
tps26602pwpr-etched.step/tps26602pwpr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps26602pwpr.step/tps26602pwpr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (55 pp, sha256
fc13f366ed16ead3, retrieved 2026-09-26, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).