component

TPS2505B1RGWR

Public Made by Adom

by adom

Texas Instruments Power Distribution Switches, VQFN-20-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps2505b1rgwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 19d ago
viewers tps2505b1rgwr: viewers · Ray 19d ago
package.json Publish 0.1.0 · Ray 19d ago
page.json Set visibility: public · Ray 19d ago
README.md Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr-etched.glb tps2505b1rgwr: factory component page (tier=lcsc) · Ray 19d ago
tps2505b1rgwr-etched.step tps2505b1rgwr: factory component page (tier=lcsc) · Ray 19d ago
tps2505b1rgwr-hero.glb tps2505b1rgwr: hero GLB from the etched model (keeps the MPN mark) · Ray 19d ago
tps2505b1rgwr-hero.overlay.json Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr.glb Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr.kicad_mod Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr.kicad_sym Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr.lbr Publish 0.1.0 · Ray 19d ago
tps2505b1rgwr.step Publish 0.1.0 · Ray 19d ago

TPS2505B1RGWR

Texas Instruments · Power Distribution Switches · VQFN-20-EP(5x5)

TPS2505B1RGWR from Texas Instruments, in a VQFN-20-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGND power_in Source connection for the internal low-side boost converter power switch; connect to GND with a low-impedance connection to the input and output capacitors.
2 IN input Input supply voltage for the boost converter, specified at 1.8 V to 5.25 V with a 2.2 V minimum start-up voltage.
3 EN input Enable input for the boost converter; tie to IN to enable. Enable voltage range is 0 V to 5.25 V.
4 GND power_in Control and logic ground; must be tied to PGND close to the IC externally.
5 ILIM1 input Programs the nominal USB1 switch current-limit threshold through a resistor to GND.
6 ILIM2 input Programs the nominal USB2 switch current-limit threshold through a resistor to GND.
7 FAULT1 output Active-low USB1 fault indicator with open-drain output; the datasheet limits FAULT sink current to 25 mA absolute maximum.
8 ENUSB1 input Enable input for the USB1 switch; tie to IN or AUX to enable. Enable voltage range is 0 V to 5.25 V.
9 RESET output Active-low LDO output-good indicator with open-drain output.
10 LDOOUT output Fixed 3.3-V LDO output; connect a low-ESR ceramic capacitor from LDOOUT to GND.
11 LDOIN input Input supply voltage for the LDO; connect to AUX.
12 ENLDO input Enable input for the LDO; tie to AUX to enable. Enable voltage range is 0 V to 5.25 V.
13 FAULT2 output Active-low USB2 fault indicator with open-drain output; the datasheet limits FAULT sink current to 25 mA absolute maximum.
14 ENUSB2 input Enable input for the USB2 switch; tie to IN or AUX to enable. Enable voltage range is 0 V to 5.25 V.
15 USB2 output Output of the USB2 power switch; connect to the USB2 port.
16 USB1 output Output of the USB1 power switch; connect to the USB1 port. Pins 16 and 17 are both USB1 and are listed together in the datasheet.
17 USB1 output Output of the USB1 power switch; connect to the USB1 port. Pins 16 and 17 are both USB1 and are listed together in the datasheet.
18 AUX output Fixed 5.1-V boost converter output; connect a low-ESR ceramic capacitor from AUX to PGND.
19 SW power_in Boost and rectifying switch node, switched between PGND and AUX; connect the boost inductor from IN to SW.
20 SW power_in Boost and rectifying switch node, switched between PGND and AUX; connect the boost inductor from IN to SW. Pins 19 and 20 are both SW and are listed together in the datasheet.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-20-EP(5x5)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS2505B1RGWR
  • Footprint: Package_DFN_QFN:QFN-20-1EP_5x5mm_P0.65mm_EP3.35x3.35mm
  • 3D model: VQFN-20-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: tps2505b1rgwr-etched.step / tps2505b1rgwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2505b1rgwr.step / tps2505b1rgwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 aa51cb09bc4e25d8, retrieved 2026-10-11, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF