Loads on click. Unloads only if this page sits in the background.
Contents

README

markdown

TPS2421-2DDAR

Texas Instruments · Supervisor and Reset ICs · HSOP-8-EP

TPS2421-2DDAR from Texas Instruments, in a HSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FLT output Fault flag, active-low open-drain. Asserted low when the fault timer expires and the internal pass FET is switched off. Max sink 10 mA, pin rated 0-20 V.
2 EN input Active-low enable. The device is enabled when EN is pulled low. Input range 0-5 V (abs max 6 V).
3 VIN power_in Power input and control-supply voltage; drain of the internal pass MOSFET. Recommended operating range 3-20 V (abs max 25 V).
4 GND power_in Device ground reference. All voltages are referenced to this pin. Tie the PowerPad to GND for thermal dissipation.
5 ISET bidirectional Fault-current programming pin. A resistor RRSET to GND (49.9 kΩ to 200 kΩ) sets the fault current threshold; the hard current limit is 150% of the programmed fault current. Pin voltage rated 0-3 V.
6 CT bidirectional Fault-timer programming pin. A capacitor CCT to GND (minimum 0.1 nF) sets the duration the fault current may flow before the FET is switched off. Pin voltage rated 0-3 V.
7 VOUT power_out Source of the internal pass MOSFET; switched output to the load. Continuous output current 0-6 A (abs max 9 A); rated 0-20 V (abs max 25 V).
8 PG output Power-Good flag, active-low open-drain. Asserted low when VOUT is within 300 mV of VIN. Max sink 10 mA, pin rated 0-20 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package HSOP-8-EP
Category PMIC
Pins 8

Ordering variants

  • TPS2421-2DDAR

CAD (KiCad official)

  • Symbol: TPS2421-2DDAR
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: HSOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: tps2421-2ddar-etched.step / tps2421-2ddar-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2421-2ddar.step / tps2421-2ddar.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 43dc78fb7d1994e7, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF