component
TPS2331IDR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
← Commit history
README.mdadded+50@@ -0,0 +1,50 @@+# TPS2331IDR++**Texas Instruments** · Supervisor And Reset ICs · SOIC-14++TPS2331IDR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | GATE | output | Connects to the gate of the external N-channel high-side MOSFET; sources approximately 15 µA when enabled and the charge pump generates 9 V-12 V gate-to-source drive. |+| 2 | DGND | power_in | Digital ground for the controller. |+| 3 | TIMER | output | Capacitor from TIMER to ground sets the circuit-breaker deglitch time; the latch trips at about 0.5 V, and a minimum 50 pF is strongly recommended in high-power or high-temperature applications to prevent false triggering. |+| 4 | VREG | output | Output of the internal low-dropout regulator, less than 5.5 V, for the device; a 0.1 µF ceramic capacitor to ground is recommended for noise rejection. |+| 5 | VSENSE | input | Power-good sense input; PWRGD is pulled low when VSENSE falls below approximately 1.23 V (20 µs deglitch). |+| 6 | AGND | power_in | Analog ground; connect to DGND as close as possible. |+| 7 | ISENSE | input | Current-sense input connected to the MOSFET drain; an overcurrent is assumed when ISENSE is pulled below ISET, and VI(ISENSE) must never exceed VI(IN). |+| 8 | IN | power_in | Input voltage supply (3 V to 13 V) that powers the device and the external MOSFET; the device supports 3 V, 5 V, or 12 V operation and remains disabled until IN is established. |+| 9 | AGND | power_in | Analog ground; connect to DGND as close as possible. |+| 10 | ISET | input | Sets the circuit-breaker threshold through an external resistor to IN, with a 50 µA internal current source; VI(ISET) must never exceed VI(IN). |+| 11 | FAULT | output | Open-drain overcurrent fault output that is pulled low and latches off the device when TIMER reaches 0.5 V. |+| 12 | PWRGD | output | Open-drain power-good output, asserted low when VSENSE is below the approximately 1.23 V reference; it is pulled up to its pullup rail while the device is disabled. |+| 13 | ENABLE | input | Active-high enable on the TPS2331 (active-low on the TPS2330); holding it in the disable state for more than 50 µs discharges the gate and the output bulk capacitance. |+| 14 | DISCH | output | Connects to the source of the external N-channel MOSFET to discharge the load when the MOSFET is disabled, and serves as the reference for internal gate-voltage clamp circuitry. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | Texas Instruments |+| Package | SOIC-14 |+| Category | Power Management (PMIC) |+| Pins | 14 |++## CAD (KiCad official)++- Symbol: `TPS2331IDR`+- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`+- 3D model: SOIC-14 (KiCad packages3D, STEP)+- 3D model files: `tps2331idr-etched.step` / `tps2331idr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `tps2331idr.step` / `tps2331idr.glb` are the bare package body.++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [Texas Instruments datasheet](https://www.ti.com/lit/ds/symlink/tps2331.pdf) (29 pp, sha256 `d6a67c69fef8f4da`, retrieved 2026-10-07, tier: manufacturer)+- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/tps2331idr-datasheet.pdf)
page.jsonadded+236@@ -0,0 +1,236 @@+{+ "slug": "tps2331idr",+ "version": "0.1.0",+ "type": "component",+ "description": "Texas Instruments Supervisor And Reset ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",+ "tags": [+ "component",+ "power management (pmic)",+ "tps2331idr",+ "factory-2.0.0",+ "extractor-text"+ ],+ "dependencies": {},+ "hero": {+ "type": "image",+ "path": "docs/hero.png"+ },+ "files": [+ "page.json",+ "README.md",+ "tps2331idr.kicad_sym",+ "tps2331idr.kicad_mod",+ "tps2331idr.glb",+ "tps2331idr.step",+ "tps2331idr.lbr",+ "docs/hero.png",+ "docs/tps2331idr-datasheet.pdf",+ "viewers/symbol.html",+ "viewers/footprint.html",+ "tps2331idr-hero.glb",+ "tps2331idr-hero.overlay.json"+ ],+ "component": {+ "mpn": "TPS2331IDR",+ "manufacturer": "Texas Instruments",+ "package": "SOIC-14",+ "pin_count": 14,+ "category": "Power Management (PMIC)",+ "subcategory": "Supervisor And Reset ICs",+ "datasheet": "https://www.ti.com/lit/ds/symlink/tps2331.pdf",+ "parts": {+ "symbol": "tps2331idr.kicad_sym",+ "footprint": "tps2331idr.kicad_mod",+ "model_3d": "tps2331idr-hero.glb",+ "model_3d_plain": "tps2331idr.glb",+ "model_3d_step": "tps2331idr-etched.step",+ "model_3d_step_plain": "tps2331idr.step",+ "lbr": "tps2331idr.lbr"+ },+ "distributor_links": {+ "lcsc": "C2678319",+ "digikey": "TPS2331IDR-ND",+ "mouser": "595-TPS2331IDR"+ },+ "distributor_check": {+ "checked_at": "2026-10-07T22:32:42Z",+ "source": "Component Ocean /api/assign-pns",+ "digikey": {+ "pn": "TPS2331IDR-ND",+ "status": "found",+ "lifecycle": "Active"+ },+ "mouser": {+ "pn": "595-TPS2331IDR",+ "status": "found"+ }+ },+ "pins": [+ {+ "number": "1",+ "name": "GATE",+ "type": "output",+ "description": "Connects to the gate of the external N-channel high-side MOSFET; sources approximately 15 µA when enabled and the charge pump generates 9 V-12 V gate-to-source drive."+ },+ {+ "number": "2",+ "name": "DGND",+ "type": "power_in",+ "description": "Digital ground for the controller."+ },+ {+ "number": "3",+ "name": "TIMER",+ "type": "output",+ "description": "Capacitor from TIMER to ground sets the circuit-breaker deglitch time; the latch trips at about 0.5 V, and a minimum 50 pF is strongly recommended in high-power or high-temperature applications to prevent false triggering."+ },+ {+ "number": "4",+ "name": "VREG",+ "type": "output",+ "description": "Output of the internal low-dropout regulator, less than 5.5 V, for the device; a 0.1 µF ceramic capacitor to ground is recommended for noise rejection."+ },+ {+ "number": "5",+ "name": "VSENSE",+ "type": "input",+ "description": "Power-good sense input; PWRGD is pulled low when VSENSE falls below approximately 1.23 V (20 µs deglitch)."+ },+ {+ "number": "6",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground; connect to DGND as close as possible."+ },+ {+ "number": "7",+ "name": "ISENSE",+ "type": "input",+ "description": "Current-sense input connected to the MOSFET drain; an overcurrent is assumed when ISENSE is pulled below ISET, and VI(ISENSE) must never exceed VI(IN)."+ },+ {+ "number": "8",+ "name": "IN",+ "type": "power_in",+ "description": "Input voltage supply (3 V to 13 V) that powers the device and the external MOSFET; the device supports 3 V, 5 V, or 12 V operation and remains disabled until IN is established."+ },+ {+ "number": "9",+ "name": "AGND",+ "type": "power_in",+ "description": "Analog ground; connect to DGND as close as possible."+ },+ {+ "number": "10",+ "name": "ISET",+ "type": "input",+ "description": "Sets the circuit-breaker threshold through an external resistor to IN, with a 50 µA internal current source; VI(ISET) must never exceed VI(IN)."+ },+ {+ "number": "11",+ "name": "FAULT",+ "type": "output",+ "description": "Open-drain overcurrent fault output that is pulled low and latches off the device when TIMER reaches 0.5 V."+ },+ {+ "number": "12",+ "name": "PWRGD",+ "type": "output",+ "description": "Open-drain power-good output, asserted low when VSENSE is below the approximately 1.23 V reference; it is pulled up to its pullup rail while the device is disabled."+ },+ {+ "number": "13",+ "name": "ENABLE",+ "type": "input",+ "description": "Active-high enable on the TPS2331 (active-low on the TPS2330); holding it in the disable state for more than 50 µs discharges the gate and the output bulk capacitance."+ },+ {+ "number": "14",+ "name": "DISCH",+ "type": "output",+ "description": "Connects to the source of the external N-channel MOSFET to discharge the load when the MOSFET is disabled, and serves as the reference for internal gate-voltage clamp circuitry."+ }+ ],+ "provenance": {+ "extractor": "extract_pins 0.3",+ "factory_chain": {+ "factory": "2.0.0",+ "extractor": "extract_pins 0.3",+ "primary_model": "claude-haiku-5-5",+ "primary_mode": "text",+ "consensus_model": "claude-sonnet-5-5",+ "consensus": "agreed",+ "guards": "pin_guards 0.1: passed",+ "guard_notes": [+ "extractor flagged: The top-view pin-number-to-label mapping on page 1 is scrambled in the extracted text. Pin numbers w; Pin 8 (IN) is listed as 'I' in the datasheet, but it is the supply input for the device; it is class; Pin 3 (TIMER) and pin 14 (DISCH) are listed as 'O' in Table 2; the datasheet describes TIMER as a ca"+ ],+ "pages_sent": 8,+ "cost_usd": 0.0592,+ "at": "2026-10-07T22:32:26"+ },+ "datasheet": {+ "url": "https://www.ti.com/lit/ds/symlink/tps2331.pdf",+ "pages": 29,+ "sha256": "d6a67c69fef8f4da",+ "source_tier": "mfr"+ },+ "cad": "KiCad official (CC-BY-SA 4.0)",+ "pins": {+ "total": 14,+ "described": 14,+ "cites_pages": true,+ "refuses_to_fabricate": true+ }+ },+ "viewers": {+ "symbol": "viewers/symbol.html",+ "footprint": "viewers/footprint.html"+ },+ "models_3d": [+ {+ "file": "tps2331idr.step",+ "role": "plain",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 8.7,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ },+ {+ "file": "tps2331idr-etched.step",+ "role": "eda",+ "up": "Z",+ "units": "mm",+ "origin": "footprint origin = pad-pattern centre",+ "seat": "z = 0",+ "extents_mm": [+ 6,+ 8.7,+ 1.75+ ],+ "zmin_mm": 0,+ "centre_offset_mm": 0,+ "footprint_binding": "identity",+ "sha256": "7c41f32b5214367cd6b5ae2743f8806f30d0e0bb048634e6cdb6522f2175cb8d",+ "checked": "2026-10-07",+ "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"+ }+ ]+ },+ "visibility": "public",+ "org": "adom",+ "author": {+ "name": "Ray",+ "email": "[email protected]"+ }+}