component
TPS2064DRBR
Public Made by Adomby adom
Texas Instruments Power Distribution Switches, VSON-8-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 15d ago |
| viewers | 15d ago |
| package.json | 9d ago |
| page.json | 9d ago |
| README.md | 15d ago |
| tps2064drbr-etched.glb | 9d ago |
| tps2064drbr-etched.step | 9d ago |
| tps2064drbr-hero.glb | 9d ago |
| tps2064drbr-hero.overlay.json | 9d ago |
| tps2064drbr.glb | 9d ago |
| tps2064drbr.kicad_mod | 15d ago |
| tps2064drbr.kicad_sym | 15d ago |
| tps2064drbr.lbr | 15d ago |
| tps2064drbr.step | 9d ago |
TPS2064DRBR
Texas Instruments · Power Distribution Switches · VSON-8-EP(3x3)
TPS2064DRBR from Texas Instruments, in a VSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the device; the PowerPad must be connected externally to GND. |
| 2 | IN | input | Input voltage to the power switches, specified at 2.7 V to 5.5 V in recommended operation (absolute maximum -0.3 V to 6 V). |
| 3 | EN1 | input | Enable input for power switch IN-OUT1; on the TPS2064 it is active high, with VIH of 2 V minimum and VIL of 0.8 V maximum for 2.7 V < VI(IN) < 5.5 V. |
| 4 | EN2 | input | Enable input for power switch IN-OUT2; on the TPS2064 it is active high, with VIH of 2 V minimum and VIL of 0.8 V maximum for 2.7 V < VI(IN) < 5.5 V. |
| 5 | OC2 | output | Open-drain overcurrent output for IN-OUT2, active low, with VOL of 0.4 V maximum at 5 mA and a 4 to 15 ms deglitch. |
| 6 | OUT2 | output | Power-switch output for IN-OUT2, with 70 mΩ typical on-state resistance at 5 V and 1.5 A maximum continuous output current. |
| 7 | OUT1 | output | Power-switch output for IN-OUT1, with 70 mΩ typical on-state resistance at 5 V and 1.5 A maximum continuous output current. |
| 8 | OC1 | output | Open-drain overcurrent output for IN-OUT1, active low, with VOL of 0.4 V maximum at 5 mA and a 4 to 15 ms deglitch. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSON-8-EP(3x3) |
| Category | Power Supply Chip |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
TPS2064DRBR - Footprint:
Package_SON:VSON-8-1EP_3x3mm_P0.65mm_EP1.6x2.4mm - 3D model: VSON-8-EP(3x3), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal VQFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
tps2064drbr-etched.step/tps2064drbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps2064drbr.step/tps2064drbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (40 pp, sha256
6f59433782dc9d56, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).