component

TPS2032QDRQ1

Public Made by Adom

by adom

Texas Instruments Power Distribution Switches, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps2032qdrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps2032qdrq1: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Initial commit: component/tps2032qdrq1 · Ray 1mo ago
tps2032qdrq1-etched.glb tps2032qdrq1: factory component page (tier=lcsc) · Ray 1mo ago
tps2032qdrq1-etched.step tps2032qdrq1: factory component page (tier=lcsc) · Ray 1mo ago
tps2032qdrq1-hero.glb tps2032qdrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps2032qdrq1-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps2032qdrq1.glb Publish 0.1.0 · Ray 1mo ago
tps2032qdrq1.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps2032qdrq1.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps2032qdrq1.lbr Publish 0.1.0 · Ray 1mo ago
tps2032qdrq1.step Publish 0.1.0 · Ray 1mo ago

TPS2032QDRQ1

Texas Instruments · Power Distribution Switches · SOIC-8

TPS2032QDRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the device; all voltages are specified with respect to GND.
2 IN power_in Switch input voltage, recommended operating range 2.7 V to 5.5 V; a 0.01 µF to 0.1 µF ceramic bypass capacitor to GND should be placed close to the device.
3 IN power_in Switch input voltage, recommended operating range 2.7 V to 5.5 V; connected in parallel with pin 2 and bypassed with the same ceramic capacitor to GND.
4 EN input Logic enable input with a recommended range of 0 V to 5.5 V; logic high turns on the power switch, and the input is compatible with both TTL and CMOS logic levels.
5 OC output Open-drain overcurrent output, active low when an overcurrent or overtemperature condition is present, with a low-level output voltage of 0.4 V max at 10 mA.
6 OUT power_out Power-switch output (N-channel high-side MOSFET, 50 mΩ max on-state resistance at VI(IN) = 5 V); continuous output current is recommended up to 1 A and is internally limited.
7 OUT power_out Power-switch output (N-channel high-side MOSFET, 50 mΩ max on-state resistance at VI(IN) = 5 V); connected in parallel with pin 6 and limited as pin 6.
8 OUT power_out Power-switch output (N-channel high-side MOSFET, 50 mΩ max on-state resistance at VI(IN) = 5 V); connected in parallel with pins 6 and 7 and limited as pin 6.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS2032QDRQ1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps2032qdrq1-etched.step / tps2032qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2032qdrq1.step / tps2032qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (23 pp, sha256 0ca8d9c3d1f612f2, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF