component

TPS2011ADR

Public Made by Adom

by adom

Texas Instruments Power Distribution Switches, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps2011adrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers tps2011adr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Initial commit: component/tps2011adr · Ray 1mo ago
tps2011adr-etched.glb tps2011adr: factory component page (tier=mfr) · Ray 1mo ago
tps2011adr-etched.step tps2011adr: factory component page (tier=mfr) · Ray 1mo ago
tps2011adr-hero.glb tps2011adr: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
tps2011adr-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
tps2011adr.glb Publish 0.1.0 · Ray 1mo ago
tps2011adr.kicad_mod Publish 0.1.0 · Ray 1mo ago
tps2011adr.kicad_sym Publish 0.1.0 · Ray 1mo ago
tps2011adr.lbr Publish 0.1.0 · Ray 1mo ago
tps2011adr.step Publish 0.1.0 · Ray 1mo ago

TPS2011ADR

Texas Instruments · Power Distribution Switches · SOIC-8

TPS2011ADR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference for the device; all voltage limits in the datasheet are stated with respect to GND.
2 IN power_in Power-switch input voltage, recommended operating range 2.7 V to 5.5 V with absolute maximum -0.3 V to 6 V; a 0.01 µF to 0.1 µF ceramic bypass capacitor between IN and GND close to the device is recommended.
3 IN power_in Power-switch input voltage, recommended operating range 2.7 V to 5.5 V with absolute maximum -0.3 V to 6 V; a 0.01 µF to 0.1 µF ceramic bypass capacitor between IN and GND close to the device is recommended.
4 EN input Logic-level enable input; logic low turns on the power switch and logic high disables it, with input voltage absolute maximum of -0.3 V to 6 V.
5 OUT power_out Power-switch output; output voltage range is -0.3 V to VI(IN) + 0.3 V and continuous output current is internally limited.
6 OUT power_out Power-switch output; output voltage range is -0.3 V to VI(IN) + 0.3 V and continuous output current is internally limited.
7 OUT power_out Power-switch output; output voltage range is -0.3 V to VI(IN) + 0.3 V and continuous output current is internally limited.
8 OUT power_out Power-switch output; output voltage range is -0.3 V to VI(IN) + 0.3 V and continuous output current is internally limited.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: TPS2011ADR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps2011adr-etched.step / tps2011adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps2011adr.step / tps2011adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 e68a0b0c3cf1a8e4, retrieved 2026-10-08, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF