component
TPNUP4114HMR6T1G
Public Made by Adomby adom
TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 20d ago |
| viewers | 20d ago |
| package.json | 20d ago |
| page.json | 20d ago |
| README.md | 20d ago |
| tpnup4114hmr6t1g-etched.glb | 20d ago |
| tpnup4114hmr6t1g-etched.step | 20d ago |
| tpnup4114hmr6t1g-hero.glb | 20d ago |
| tpnup4114hmr6t1g-hero.overlay.json | 20d ago |
| tpnup4114hmr6t1g.glb | 20d ago |
| tpnup4114hmr6t1g.kicad_mod | 20d ago |
| tpnup4114hmr6t1g.kicad_sym | 20d ago |
| tpnup4114hmr6t1g.lbr | 20d ago |
| tpnup4114hmr6t1g.step | 20d ago |
TPNUP4114HMR6T1G
TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOT-23-6
TPNUP4114HMR6T1G from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CH1 | passive | TVS protected I/O line 1, steered by diodes to VP and VN, with 0.35 pF typical capacitance to other I/O pins and 5.5 V max reverse working voltage to ground. |
| 2 | VN | power_in | Negative reference / ground pin of the TVS array, which the I/O pin working voltage is referenced to (VRWM 5.5 V max). |
| 3 | CH2 | passive | TVS protected I/O line 2, steered by diodes to VP and VN, with 0.35 pF typical capacitance to other I/O pins and 5.5 V max reverse working voltage to ground. |
| 4 | CH4 | passive | TVS protected I/O line 4, steered by diodes to VP and VN, with 0.35 pF typical capacitance to other I/O pins and 5.5 V max reverse working voltage to ground. |
| 5 | VP | passive | Positive supply/power line connection of the array, protected by the internal TVS diode (breakdown 6 V min at 1 mA). |
| 6 | CH3 | passive | TVS protected I/O line 3, steered by diodes to VP and VN, with 0.35 pF typical capacitance to other I/O pins and 5.5 V max reverse working voltage to ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TECH PUBLIC |
| Package | SOT-23-6 |
| Category | Circuit Protection |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPNUP4114HMR6T1G - Footprint:
Package_TO_SOT_SMD:SOT-23-6 - 3D model: SOT-23-6 (KiCad packages3D, STEP)
- 3D model files:
tpnup4114hmr6t1g-etched.step/tpnup4114hmr6t1g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tpnup4114hmr6t1g.step/tpnup4114hmr6t1g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TECH PUBLIC datasheet (4 pp, sha256
b126b29c72bbeb10, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).