component

TPM60NB7S8-3

Public Made by Adom

by adom

TECH PUBLIC MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorstpm60nb7s8-3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers tpm60nb7s8-3: viewers · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3-etched.glb Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3-etched.step tpm60nb7s8-3: factory component page (tier=lcsc) · Ray 12d ago
tpm60nb7s8-3-hero.glb tpm60nb7s8-3: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
tpm60nb7s8-3-hero.overlay.json Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3.glb Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3.kicad_mod Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3.kicad_sym Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3.lbr Publish 0.1.0 · Ray 12d ago
tpm60nb7s8-3.step Publish 0.1.0 · Ray 12d ago

TPM60NB7S8-3

TECH PUBLIC · MOSFETs · SOP-8

TPM60NB7S8-3 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel); the circuit diagram shows S1 at the source with the body diode to D1, and VDS is rated 60 V.
2 G1 input Gate of MOSFET 1, rated at ±20 V maximum gate-source voltage, with a threshold of 1.2 V min to 2.5 V max.
3 S2 passive Source of MOSFET 2 (N-channel); the circuit diagram shows S2 at the source with the body diode to D2, and VDS is rated 60 V.
4 G2 input Gate of MOSFET 2, rated at ±20 V maximum gate-source voltage, with a threshold of 1.2 V min to 2.5 V max.
5 D2 passive Drain of MOSFET 2, connected to pins 5 and 6, with a 60 V drain-source rating and 6 A continuous drain current.
6 D2 passive Drain of MOSFET 2, connected to pins 5 and 6, with a 60 V drain-source rating and 6 A continuous drain current.
7 D1 passive Drain of MOSFET 1, connected to pins 7 and 8, with a 60 V drain-source rating and 6 A continuous drain current.
8 D1 passive Drain of MOSFET 1, connected to pins 7 and 8, with a 60 V drain-source rating and 6 A continuous drain current.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPM60NB7S8-3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpm60nb7s8-3-etched.step / tpm60nb7s8-3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm60nb7s8-3.step / tpm60nb7s8-3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 1367be5ee3d504ac, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF