main
History Download
Ray Publish 0.1.0 ec7205f 7d ago

TPM60NB7S8-2

TECH PUBLIC · MOSFETs · SOP-8

TPM60NB7S8-2 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel); VDS rated 60V, ID 6A continuous.
2 G1 input Gate of MOSFET 1; VGS limit ±20V, threshold 1.2V min to 2.5V max at 250µA.
3 S2 passive Source of MOSFET 2 (N-channel); VDS rated 60V, ID 6A continuous.
4 G2 input Gate of MOSFET 2; VGS limit ±20V, threshold 1.2V min to 2.5V max at 250µA.
5 D2 passive Drain of MOSFET 2; VDS 60V max, pulsed drain current 24A.
6 D2 passive Drain of MOSFET 2, internally common with pin 5; VDS 60V max, pulsed drain current 24A.
7 D1 passive Drain of MOSFET 1, internally common with pin 8; VDS 60V max, pulsed drain current 24A.
8 D1 passive Drain of MOSFET 1; VDS 60V max, pulsed drain current 24A.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPM60NB7S8-2
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpm60nb7s8-2-etched.step / tpm60nb7s8-2-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm60nb7s8-2.step / tpm60nb7s8-2.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 3e47046881d6157e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF