main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers tpm30np67s8-1: viewers · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1-etched.glb Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1-etched.step tpm30np67s8-1: factory component page (tier=lcsc) · Ray 11d ago
tpm30np67s8-1-hero.glb tpm30np67s8-1: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
tpm30np67s8-1-hero.overlay.json Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1.glb Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1.kicad_mod Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1.kicad_sym Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1.lbr Publish 0.1.0 · Ray 11d ago
tpm30np67s8-1.step Publish 0.1.0 · Ray 11d ago

TPM30NP67S8-1

TECH PUBLIC · MOSFETs · SOP-8

TPM30NP67S8-1 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of the P-channel MOSFET (channel 1), rated VDS = -30V and ID = -7A at 25°C.
2 G1 input Gate of the P-channel MOSFET (channel 1), with absolute maximum gate-source voltage of ±20V.
3 S2 passive Source of the N-channel MOSFET (channel 2), rated VDS = 30V and ID = 6.5A at 25°C.
4 G2 input Gate of the N-channel MOSFET (channel 2), with absolute maximum gate-source voltage of ±20V.
5 D2 passive Drain of the N-channel MOSFET (channel 2), tied internally to pin 6, rated VDS = 30V.
6 D2 passive Drain of the N-channel MOSFET (channel 2), tied internally to pin 5, rated VDS = 30V.
7 D1 passive Drain of the P-channel MOSFET (channel 1), tied internally to pin 8, rated VDS = -30V.
8 D1 passive Drain of the P-channel MOSFET (channel 1), tied internally to pin 7, rated VDS = -30V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Triode/MOS Tube/Transistor
Pins 8

CAD (KiCad official)

  • Symbol: TPM30NP67S8-1
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpm30np67s8-1-etched.step / tpm30np67s8-1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm30np67s8-1.step / tpm30np67s8-1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (9 pp, sha256 1eef9a009d2d283c, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF