main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers tpm3015ps8: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
tpm3015ps8-etched.glb Publish 0.1.0 · Ray 16d ago
tpm3015ps8-etched.step tpm3015ps8: factory component page (tier=lcsc) · Ray 16d ago
tpm3015ps8-hero.glb tpm3015ps8: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
tpm3015ps8-hero.overlay.json Publish 0.1.0 · Ray 16d ago
tpm3015ps8.glb Publish 0.1.0 · Ray 16d ago
tpm3015ps8.kicad_mod Publish 0.1.0 · Ray 16d ago
tpm3015ps8.kicad_sym Publish 0.1.0 · Ray 16d ago
tpm3015ps8.lbr Publish 0.1.0 · Ray 16d ago
tpm3015ps8.step Publish 0.1.0 · Ray 16d ago

TPM3015PS8

TECH PUBLIC · MOSFETs · SOP-8

TPM3015PS8 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET; drain-source voltage rated -30V, continuous drain current -15A at TA=25°C.
2 S passive Source of the P-channel MOSFET, same net as pins 1 and 3; diode continuous forward current -4A.
3 S passive Source of the P-channel MOSFET, same net as pins 1 and 2; gate-source voltage limit ±20V.
4 G input Gate of the P-channel MOSFET; threshold voltage -1.3V min to -2.3V max, gate-source voltage ±20V max.
5 D passive Drain of the P-channel MOSFET, same net as pins 6, 7 and 8; pulsed drain current -70A.
6 D passive Drain of the P-channel MOSFET, same net as pins 5, 7 and 8; drain-source voltage -30V max.
7 D passive Drain of the P-channel MOSFET, same net as pins 5, 6 and 8; RDS(ON) 6.8mΩ max at VGS=-10V.
8 D passive Drain of the P-channel MOSFET, same net as pins 5, 6 and 7; RDS(ON) 13mΩ max at VGS=-4.5V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPM3015PS8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpm3015ps8-etched.step / tpm3015ps8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm3015ps8.step / tpm3015ps8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (3 pp, sha256 7ec8e32b674f48eb, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF