main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers tpm3013ns8-2: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2-etched.glb Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2-etched.step tpm3013ns8-2: factory component page (tier=lcsc) · Ray 16d ago
tpm3013ns8-2-hero.glb tpm3013ns8-2: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
tpm3013ns8-2-hero.overlay.json Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2.glb Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2.kicad_mod Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2.kicad_sym Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2.lbr Publish 0.1.0 · Ray 16d ago
tpm3013ns8-2.step Publish 0.1.0 · Ray 16d ago

TPM3013NS8-2

TECH PUBLIC · MOSFETs · SOP-8

TPM3013NS8-2 from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the N-channel MOSFET, tied with pins 2 and 3 (VDS max 30V, ID 12A continuous).
2 S passive Source of the N-channel MOSFET, tied with pins 1 and 3 (VDS max 30V, ID 12A continuous).
3 S passive Source of the N-channel MOSFET, tied with pins 1 and 2 (VDS max 30V, ID 12A continuous).
4 G input Gate of the N-channel MOSFET (VGS max ±20V, threshold 1V min to 3V max at VDS=VGS, ID=250µA).
5 D passive Drain of the N-channel MOSFET, tied with pins 6, 7 and 8 (pulsed drain current 50A max).
6 D passive Drain of the N-channel MOSFET, tied with pins 5, 7 and 8 (pulsed drain current 50A max).
7 D passive Drain of the N-channel MOSFET, tied with pins 5, 6 and 8 (pulsed drain current 50A max).
8 D passive Drain of the N-channel MOSFET, tied with pins 5, 6 and 7 (pulsed drain current 50A max).

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPM3013NS8-2
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tpm3013ns8-2-etched.step / tpm3013ns8-2-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm3013ns8-2.step / tpm3013ns8-2.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 904943a4f69ac1ab, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF