component

TPM20V8PLS6-1

Public Made by Adom

by adom

TECH PUBLIC MOSFETs, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorstpm20v8pls6-1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers tpm20v8pls6-1: viewers · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1-etched.glb Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1-etched.step tpm20v8pls6-1: factory component page (tier=lcsc) · Ray 16d ago
tpm20v8pls6-1-hero.glb tpm20v8pls6-1: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
tpm20v8pls6-1-hero.overlay.json Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1.glb Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1.kicad_mod Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1.kicad_sym Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1.lbr Publish 0.1.0 · Ray 16d ago
tpm20v8pls6-1.step Publish 0.1.0 · Ray 16d ago

TPM20V8PLS6-1

TECH PUBLIC · MOSFETs · SOT-23-6

TPM20V8PLS6-1 from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D passive Drain of the P-channel MOSFET, tied internally to pins 2, 5 and 6; VDS rating is -20 V.
2 D passive Drain of the P-channel MOSFET, tied internally to pins 1, 5 and 6; continuous drain current is -7 A at TC = 25°C.
3 G input Gate of the P-channel MOSFET; VGS limit is ±12 V and gate threshold voltage is -0.4 V min to -1.1 V max.
4 S passive Source of the P-channel MOSFET.
5 D passive Drain of the P-channel MOSFET, tied internally to pins 1, 2 and 6; pulsed drain current is -26 A.
6 D passive Drain of the P-channel MOSFET, tied internally to pins 1, 2 and 5; RDS(on) is 22 mΩ typ at VGS = -4.5 V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6
Category Transistors/Thyristors
Pins 6

CAD (KiCad official)

  • Symbol: TPM20V8PLS6-1
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: tpm20v8pls6-1-etched.step / tpm20v8pls6-1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpm20v8pls6-1.step / tpm20v8pls6-1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 4e6d37373ea36807, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF