component
TPL5010DDCT
Public Made by Adomby adom
Texas Instruments Timers / Clock Oscillators, SOT-23-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
← Commit history
page.json+8−5@@ -44,25 +44,25 @@ "number": "3", "name": "DELAY/M_RST", "type": "input",- "description": "Dual-function pin: (1) Time-interval selection - a resistor REXT (500 \u03a9 to 170 k\u03a9) between this pin and GND sets the WAKE interval, converted once after POR. (2) Manual reset - momentarily pulling this pin high to VDD (\u226520 ms; VIH \u2265 1.5 V) triggers a manual reset (RSTn assertion). The reset switch is also connected to this pin."+ "description": "Dual-function pin: (1) Time-interval selection - a resistor REXT (500 Ω to 170 kΩ) between this pin and GND sets the WAKE interval, converted once after POR. (2) Manual reset - momentarily pulling this pin high to VDD (≥20 ms; VIH ≥ 1.5 V) triggers a manual reset (RSTn assertion). The reset switch is also connected to this pin." }, { "number": "4", "name": "DONE", "type": "input",- "description": "Watchdog acknowledge input. Digital signal driven by the \u00b5C (low-to-high transition) to indicate successful processing of the WAKE signal. Must be asserted at least 20 ms before the next WAKE rising edge or the TPL5010 will assert RSTn. VIH = 0.7\u00d7VDD, VIL = 0.3\u00d7VDD."+ "description": "Watchdog acknowledge input. Digital signal driven by the µC (low-to-high transition) to indicate successful processing of the WAKE signal. Must be asserted at least 20 ms before the next WAKE rising edge or the TPL5010 will assert RSTn. VIH = 0.7×VDD, VIL = 0.3×VDD." }, { "number": "5", "name": "WAKE", "type": "output",- "description": "Timer output signal (push-pull). Digital pulsed output generated every tP period to wake the \u00b5C at the end of the programmed time interval. Pulse width typically 20 ms. Normally low. VOH \u2265 VDD-0.3 at 100 \u00b5A, VOL \u2264 0.3 V at 100 \u00b5A."+ "description": "Timer output signal (push-pull). Digital pulsed output generated every tP period to wake the µC at the end of the programmed time interval. Pulse width typically 20 ms. Normally low. VOH ≥ VDD-0.3 at 100 µA, VOL ≤ 0.3 V at 100 µA." }, { "number": "6", "name": "RSTn", "type": "output",- "description": "Reset output to the \u00b5C (open-drain, active low). Requires an external pull-up resistor (100 k\u03a9 recommended to minimize current). Asserted low if DONE is not received in time, on manual reset, or during POR/REXT reading. Pulse width typically 320 ms. VOL \u2264 0.3 V at -1 mA."+ "description": "Reset output to the µC (open-drain, active low). Requires an external pull-up resistor (100 kΩ recommended to minimize current). Asserted low if DONE is not received in time, on manual reset, or during POR/REXT reading. Pulse width typically 320 ms. VOL ≤ 0.3 V at -1 mA." } ], "provenance": {@@ -126,5 +126,8 @@ "docs/tpl5010ddct-datasheet.pdf", "viewers/symbol.html", "viewers/footprint.html"- ]+ ],+ "visibility": {+ "public": true+ } }