Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPIC6595DWR

Texas Instruments · Shift Registers · SOIC-20-300mil

TPIC6595DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGND power_in Power ground; pins 1, 10, 11, and 20 must all be externally connected to system ground to minimize parasitic inductance.
2 VCC power_in Power supply input, recommended operating range 4.5V to 5.5V.
3 SER IN input Serial data input to shift register with 10ns setup and hold time requirements.
4 DRAIN0 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
5 DRAIN1 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
6 DRAIN2 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
7 DRAIN3 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
8 SRCLR input Shift register clear input, active-low; clears all internal registers when pulled low.
9 G input Output enable input, active-low; when high, all outputs are off; when low, data is transparent to output buffers.
10 PGND power_in Power ground; pins 1, 10, 11, and 20 must all be externally connected to system ground to minimize parasitic inductance.
11 PGND power_in Power ground; pins 1, 10, 11, and 20 must all be externally connected to system ground to minimize parasitic inductance.
12 RCK input Register clock input; transfers data from shift register to storage register on rising edge when RCK is low for write/read validity.
13 SRCK input Shift register clock input; shifts data on rising edge with 10ns setup and hold time requirements.
14 DRAIN4 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
15 DRAIN5 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
16 DRAIN6 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
17 DRAIN7 tri_state Open-drain output with 45V rating, 250mA continuous sink current, and 1.5A pulsed current capability.
18 SER OUT output Serial data output from shift register for cascading data to additional devices in daisy-chain configuration.
19 LGND power_in Logic ground with single-point external connection required to PGND to reduce crosstalk between logic and load circuits.
20 PGND power_in Power ground; pins 1, 10, 11, and 20 must all be externally connected to system ground to minimize parasitic inductance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: TPIC6595DWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: tpic6595dwr-etched.step / tpic6595dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpic6595dwr.step / tpic6595dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (24 pp, sha256 fc8eb5c798fe3e7f, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF