component

TPHR6503PL

Public Made by Adom

by adom

TOSHIBA MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorstphr6503plfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers tphr6503pl: viewers · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago
tphr6503pl-etched.glb tphr6503pl: factory component page (tier=lcsc) · Ray 20d ago
tphr6503pl-etched.step tphr6503pl: factory component page (tier=lcsc) · Ray 20d ago
tphr6503pl-hero.glb tphr6503pl: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
tphr6503pl-hero.overlay.json Publish 0.1.0 · Ray 20d ago
tphr6503pl.glb Publish 0.1.0 · Ray 20d ago
tphr6503pl.kicad_mod Publish 0.1.0 · Ray 20d ago
tphr6503pl.kicad_sym Publish 0.1.0 · Ray 20d ago
tphr6503pl.lbr Publish 0.1.0 · Ray 20d ago
tphr6503pl.step Publish 0.1.0 · Ray 20d ago

TPHR6503PL

TOSHIBA · MOSFETs · SOP-8

TPHR6503PL from TOSHIBA, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal; pins 1, 2 and 3 are all internally the source of the N-channel MOSFET, with drain-source voltage VDSS rated 30 V.
2 S passive Source terminal; pins 1, 2 and 3 are all internally the source of the N-channel MOSFET, with drain-source voltage VDSS rated 30 V.
3 S passive Source terminal; pins 1, 2 and 3 are all internally the source of the N-channel MOSFET, with drain-source voltage VDSS rated 30 V.
4 G input Gate terminal; gate-source voltage is rated ±20 V, with +20 V/-16 V ensured at DC and -20 V ensured at pulse (duty 5%).
5 D passive Drain terminal; pins 5, 6, 7 and 8 are all internally the drain, with drain-source voltage VDSS rated 30 V.
6 D passive Drain terminal; pins 5, 6, 7 and 8 are all internally the drain, with drain-source voltage VDSS rated 30 V.
7 D passive Drain terminal; pins 5, 6, 7 and 8 are all internally the drain, with drain-source voltage VDSS rated 30 V.
8 D passive Drain terminal; pins 5, 6, 7 and 8 are all internally the drain, with drain-source voltage VDSS rated 30 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPHR6503PL
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: tphr6503pl-etched.step / tphr6503pl-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tphr6503pl.step / tphr6503pl.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (10 pp, sha256 448a264778646f77, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF